# ACADEMIC REGULATIONS COURSE STRUCTURE AND DETAILED SYLLABUS

# M.TECH VLSI SYSTEM DESIGN

(Applicable for the batches admitted from 2015-16)



VAAGDEVI COLLEGE OF ENGINEERING (UGC AUTONOMOUS) Bollikunta, Warangal – 506 005. T.S.

### VAAGDEVI COLLEGE OF ENGINEERING (AUTONOMOUS) Bollikunta, Warangal-506 005 (T.S)

### R 15-ACADEMIC REGULATIONS (CBCS) FOR M.Tech. (REGULAR) DEGREE PROGRAMMES

Applicable for the students of **M. Tech. (Regular) programme from the Academic Year 2015-16 and onwards.** The M. Tech. Degree of the Jawaharalal Nehru Technological University Hyderabad shall be conferred on candidates who are admitted to the programme and who fulfill all the requirements for the award of the Degree.

### 1. ELIGIBILITY FOR ADMISSIONS

Admission to the above programme shall be made subject to eligibility, qualification and specialization as prescribed by the University from time to time.

Admissions shall be made on the basis of merit/rank obtained by the candidates at the qualifying Entrance Test conducted by the University or on the basis of any other order of merit as approved by the University, subject to reservations as laid down by the Govt. from time to time.

### 2. AWARD OF M. Tech. DEGREE

- 2.1 A student shall be declared eligible for the award of the M. Tech. Degree, if he pursues a course of study in not less than two and not more than four academic years. However, he is permitted to write the examinations for two more years after four academic years of course work, failing which he shall forfeit his seat in M. Tech. programme.
- 2.2 The student shall register for all 88 credits and secure all the 88 credits.
- **2.3** The minimum instruction days in each semester are 90.

### 3. DEPARTMENTS OFFERING M.TECH PROGRAMMES WITH SPECIALIZATIONS

Department	Specialization	Shift			
Civil Engg.	i. Structural Engineering	1 <sup>st</sup> Shift			
	i. Power Electronics	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
	ii. Power Systems Control and Automation	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
ME	i. Thermal Engineering.	1 <sup>st</sup> Shift			
ЕСЕ	i. VLSI System Design	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
ECE	ii. Wireless and Mobile Communications	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
	i. Computer Networks and Information Security	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
CSE	ii. Computer Science and Engineering	1 <sup>st</sup> & 2 <sup>nd</sup> Shift			
	iii. Software Engineering	1 <sup>st</sup> Shift			

### 4. COURSE REGISTRATION

**4.1** A 'Faculty Advisor or Counselor' shall be assigned to each student, who will advise him on the Post Graduate Programme (PGP), its Course Structure and Curriculum, Choice/Option for Subjects/Courses, based on his competence,

progress, pre-requisites and interest.

- **4.2** Academic Section of the College invites 'Registration Forms' from students within 15 days from the commencement of classwork, ensuring 'Date and Time of registration. The Registration requests for any 'Current Semester' shall be completed before the commencement of SEEs (Semester End Examinations) of the 'Preceding Semester'.
- **4.3** A Student can apply for Registration, only after obtaining the 'Written Approval' from his Faculty Advisor, which should be submitted to the College Academic Section through the Head of Department (a copy of it being retained with Head of Department, Faculty Advisor and the Student).
- **4.4** If the Student submits ambiguous choices or multiple options or erroneous entries-during Registration for the Subject(s)/Course(s) under a given/ specified Course Group/Category as listed in the Course Structure, only the first mentioned Subject/Course in that Category will be taken into consideration.
- **4.5** Subject/Course Options exercised through Registration are final and cannot be changed, nor can they be inter-changed; further, alternate choices will also not be considered. However, if the Subject/ Course that has already been listed for Registration (by the Head of Department) in a Semester could not be offered due to any unforeseen or unexpected reasons, then the Student shall be allowed to have alternate choice either for a new Subject (subject to offering of such a Subject), or for another existing Subject (subject to availability of seats), which may be considered. Such alternate arrangements will be made by the Head of Department, with due notification and time-framed schedule, within the first week from the commencement of Class-work for that Semester.

### 5. ATTENDANCE

- **5.1** Attendance in all classes (Lectures/Laboratories etc.) is compulsory. The minimum required attendance in each theory / Laboratory etc. is 75% including the days of attendance in sports, games, NCC and NSS activities for appearing for the End Semester examination. A student shall not be permitted to appear for the Semester End Examinations (SEE) if his attendance is less than 75%.
- **5.2** Condonation of shortage of attendance in each subject up to 10% (65% and above and below 75%) in each semester shall be granted by the College Academic Committee.
- 5.3 Shortage of Attendance below 65% in each subject shall not be condoned.
- **5.4** Students whose shortage of attendance is not condoned in any subject are not eligible to write their end semester examination of that subject and their registration shall stand cancelled.
- **5.5** A prescribed fee shall be payable towards condonation of shortage of attendance.
- **5.6** A student shall not be promoted to the next semester unless he satisfies the attendance requirement of the present Semester, as applicable. They may seek readmission into that semester when offered next. If any candidate fulfills the attendance requirement in the present semester, he shall not be eligible for readmission into the same class.

### 6. EVALUATION

The performance of the candidate in each semester shall be evaluated subject-wise,

with a maximum of 100 marks for theory and 100 marks for practicals, on the basis of Internal Evaluation and End Semester Examination.

6.1 For the theory subjects 60 marks shall be awarded for the performance in the Semester End Examination and 40 marks shall be awarded for Continuous Internal Evaluation (CIE). The Continuous Internal Evaluation shall be made based on the average of the marks secured in the two Mid Term-Examinations conducted, one in the middle of the Semester and the other, immediately after the completion of Semester instructions. Each mid-term examination shall be conducted for a total duration of 120 minutes with Part A as compulsory question (16 marks) consisting of 4 sub-questions carrying 4 marks each, and Part B with 3 questions to be answered out of 5 questions, each question carrying 8 marks.

The details of the Question Paper pattern for End Examination (Theory) are given below:

- The Semester End Examination will be conducted for 60 marks. It consists of two parts, i).Part-A for 20 marks, ii). Part-B for 40 marks.
- Part-A is a compulsory question consisting of 5 sub questions, one from each unit and carries 4 marks each.
- Part-B to be answered 5 questions carrying 8 marks each. There will be 2 questions from each unit and only one should be answered.
- 6.2 For practical subjects, 60 marks shall be awarded for performance in the Semester End Examinations and 40 marks shall be awarded for day-to-day performance as Internal Marks.
- **6.3** For conducting laboratory end examinations of all PG Programmes, one internal examiner and one external examiner are to be appointed by the Head of the Department with the approval of the Principal. The external examiner should be selected from outside the College.
- 6.4 There shall be two seminar presentations during I year I semester and II semester. For seminar, a student under the supervision of a faculty member, shall collect the literature on a topic and critically review the literature and submit it to the department in a report form and shall make an oral presentation before the Departmental Academic Committee consisting of Head of the Department, Supervisor and two other senior faculty members of the department. For each seminar there will be only internal evaluation of 50 marks. A candidate has to secure a minimum of 50% of marks to be declared successful. If he fails to fulfill minimum marks, he has to reappear during the supplementary examinations.
- 6.5 There shall be a Comprehensive Viva-Voce in II year I Semester. The Comprehensive Viva-Voce is intended to assess the students' understanding of various subjects he has studied during the M.Tech. course of study. The Head of the Department shall be associated with the conduct of the Comprehensive Viva-Voce through a Committee. The Committee consisting of Head of the Department, one senior faculty member and an external examiner. The external examiner shall be appointed by the Principal. For this, the Head of the department shall submit a panel of 3 examiners. There are no internal marks for the Comprehensive Viva-Voce and evaluates for maximum of 100 marks. A candidate has to secure a minimum of 50% of marks to be declared successful. If he fails to fulfill minimum marks, he has to reappear during the supplementary examinations.
- 6.6 A candidate shall be deemed to have secured the minimum academic

requirement in a subject if he secures a minimum of 40% of marks in the Semester End Examination and a minimum aggregate of 50% of the total marks in the Semester End Examination and Continuous Internal Evaluation taken together.

- 6.7 In case the candidate does not secure the minimum academic requirement in any subject (as specified in 6.6) he has to reappear for the Semester End Examination in that subject.
- **6.8** A candidate shall be given one chance to re-register for the subjects if the internal marks secured by a candidate is less than 50% and failed in that subject for maximum of two subjects and should register within four weeks of commencement of the class work. In such a case, the candidate must reregister for the subjects and secure the required minimum attendance. The candidate's attendance in the reregistered subject(s) shall be calculated separately to decide upon his eligibility for writing the Semester End Examination in those subjects. In the event of the student taking another chance, his Continuous Internal Evaluation (internal) marks and Semester End Examination marks obtained in the previous attempt stands cancelled.
- 6.9 In case the candidate secures less than the required attendance in any subject, he shall not be permitted to write the Semester End Examination in that subject. He shall reregister for the subject when next offered.

### 7. Examinations and Assessment - The Grading System

- 7.1 Marks will be awarded to indicate the performance of each student in each Theory Subject, or Lab/Practicals, or Seminar, or Project, etc., based on the % marks obtained in CIE + SEE (Continuous Internal Evaluation + Semester End Examination, both taken together) as specified in Item 6 above, and a corresponding Letter Grade shall be given.
- 7.2 As a measure of the student's performance, a 10-point Absolute Grading System using the following Letter Grades (UGC Guidelines) and corresponding percentage of marks shall be followed:

% of Marks Secured (Class Intervals)	Letter Grade (UGC Guidelines)	Grade Points
80% and above $( \ge 80\%, \le 100\%)$	O (Outstanding)	10
Below 80% but not less than 70% $( \ge 70\%, < 80\%)$	A <sup>+</sup> (Excellent)	9
Below 70% but not less than 60% $( \ge 60\%, < 70\% )$	A (Very Good)	8
Below 60% but not less than 55% $(\geq 55\%, < 60\%)$	$B^+$ (Good)	7
Below 55% but not less than 50% $(\geq 50\%, < 55\%)$	B (above Average)	6
Below 50% (< 50%)	F (FAIL)	0
Absent	Ab	0

**7.3** A student obtaining F Grade in any Subject shall be considered 'failed' and is be required to reappear as 'Supplementary Candidate' in the Semester End Examination (SEE), as and when offered. In such cases, his Internal Marks (CIE Marks) in those Subjects will remain the same as those he obtained

earlier.

- 7.4 A student not appeared for examination then 'Ab' Grade will be allocated in any Subject shall be considered 'failed' and will be required to reappear as 'Supplementary Candidate' in the Semester End Examination (SEE), as and when offered.
- **7.5** A Letter Grade does not imply any specific Marks percentage and it will be the range of marks percentage.
- **7.6** In general, a student shall not be permitted to repeat any Subject/ Course (s) only for the sake of 'Grade Improvement' or 'SGPA/ CGPA Improvement'.
- 7.7 A student earns Grade Point (GP) in each Subject/ Course, on the basis of the Letter Grade obtained by him in that Subject/Course. The corresponding 'Credit Points' (CP) are computed by multiplying the Grade Point with Credits for that particular Subject/Course.

Credit Points (CP) = Grade Point (GP) x Credits.... For a Course

- **7.8** The Student passes the Subject/Course only when he gets  $GP \ge 6$  (B Grade or above).
- **7.9** The Semester Grade Point Average (SGPA) is calculated by dividing the Sum of Credit Points (ECP) secured from all Subjects/Courses registered in a Semester, by the Total Number of Credits registered during that Semester. SGPA is rounded off to TWO Decimal Places. SGPA is thus computed as

$$SGPA = \left\{ \sum_{i=1}^{N} C_i G_i \right\} / \left\{ \sum_{i=1}^{N} C_i \right\} \quad \dots \text{ for each semester,}$$

where 'i' is the Subject indicator index (takes into account all Subjects in a Semester), 'N' is the no. of Subjects 'Registered' for the Semester (as specifically required and listed under the Course Structure of the parent Department),  $C_j$  is the no. of Credits allotted to the i<sup>th</sup> Subject, and  $G_i$  represents the Grade Points (GP) corresponding to the Letter Grade awarded for that i<sup>th</sup> Subject.

**7.10** The Cumulative Grade Point Average (CGPA) is a measure of the overall cumulative performance of a student over all Semesters considered for registration. The CGPA is the ratio of the Total Credit Points secured by a student in all registered Courses in all Semesters, and the Total Number of Credits registered in all the Semesters. CGPA is rounded off to two Decimal Places. CGPA is thus computed from the I Year Second Semester onwards, at the end of each Semester, as per the formula

$$CGPA = \left\{ \sum_{j=1}^{M} c_j G_j \right\} / \left\{ \sum_{j=1}^{M} c_j \right\} \dots \text{ for all semesters registered}$$

(ie., upto and inclusive of S Semesters,  $S \ge 2$  ),

where 'M' is the total no. of Subjects (as specifically required and listed under the Course Structure of the parent Department) the Student has 'Registered' from the 1<sup>st</sup> Semester onwards upto and inclusive of the Semester S (obviously M > N), 'j' is the Subject indicator index (takes into account all Subjects from 1 to S Semesters), C<sub>j</sub> is the no. of Credits allotted to the j<sup>th</sup> Subject, and G<sub>j</sub> represents the Grade Points (GP) corresponding to the Letter Grade awarded for that j<sup>th</sup> Subject. After registration and completion of I Year I Semester however, the SGPA of that Semester itself may be taken as the CGPA, as there are no cumulative effects.

7.11 For Calculations listed in Item 7.6 - 7.10, performance in failed Subjects/ Courses (securing F Grade) will also be taken into account, and the Credits of such Subjects/Courses will also be included in the multiplications and summations.

### 8. EVALUATION OF PROJECT/DISSERTATION WORK

Every candidate shall be required to submit a thesis or dissertation on a topic approved by the Project Review Committee.

- **8.1** A Project Review Committee (PRC) shall be constituted with Head of the Department as Chairperson, Project Supervisor and one senior faculty member of the Departments offering the M. Tech. programme.
- **8.2** Registration of Project Work: A candidate is permitted toregister for the project work after satisfying the attendance requirement of all the subjects, both theory and practical.
- **8.3** After satisfying 8.2, a candidate has to submit, in consultation with his Project Supervisor, the title, objective and plan of action of hisproject work to the PRC for approval. Only after obtaining the approval of the PRC the student can initiate the Project work.
- 8.4 If a candidate wishes to change his supervisor or topic of the project, he can do so with the approval of the PRC. However, the PRC shall examine whether or not the change of topic/supervisor leads to a major change of his initial plans of project proposal. If yes, his date of registration for the project work starts from the date of change of Supervisor or topic as the case may be.
- 8.5 A candidate shall submit his project status report in two stages at least with a gap of 3 months between them.
- **8.6** The work on the project shall be initiated at the beginning of the II year and the duration of the project is two semesters. A candidate is permitted to submit Project Thesis only after successful completion of all theory and practical courses with the approval of PRC not earlier than 40 weeks from the date of registration of the project work. For the approval of PRC the candidate shall submit the draft copy of thesis to the Head of the Department and make an oral presentation before the PRC.
- **8.7** Three copies of the Project Thesis certified by the supervisor shall be submitted to the College.
- **8.8** For Project work Review-I in II Year I Sem. there is an internal marks of 50, the evaluation should be done by the PRC for 25 marks and Supervisor will evaluate for 25 marks. The Supervisor and PRC will examine the Problem Definition, Objectives, Scope of Work, Literature Survey in the same domain. A candidate has to secure a minimum of 50% of marks to be declared successful for Project Work Review-I. If he fails to fulfill minimum marks, he has to reappear during the supplementary examination.
- **8.9** For Project work Review-II in II Year II Sem. there is an internal marks of 50, the evaluation should be done by the PRC for 25 marks and Supervisor will evaluate for 25 marks. The PRC will examine the overall progress of the Project Work and decide the Project is eligible for final submission or not. A candidate has to secure a minimum of 50% of marks to be declared successful for Project Work Review-II. If he fails to fulfill minimum marks, he has to reappear during the supplementary examination.

- **8.10** For Project Evaluation (Viva-Voce) in II Year II Sem. there is an external marks of 150 and the same evaluated by the External examiner appointed by the University. The candidate has to secure minimum of 50% marks in Project Evaluation (Viva-Voce) examination.
- **8.11** If he fails to fulfill as specified in 8.10, he will reappear for the Viva-Voce examination only after three months. In the reappeared examination also, fails to fulfill, he will not be eligible for the award of the degree.
- **8.12** The thesis shall be adjudicated by one examiner selected by the Principal. For this, the Head of the Department shall submit a panel of 3 examiners, eminent in that field, with the help of the guide concerned.
- **8.13** If the report of the examiner is not favourable, the candidate shall revise and resubmit the Thesis. If the report of the examiner is unfavourable again, the thesis shall be summarily rejected.
- **8.14** If the report of the examiner is favourable, Project Viva-Voce examination shall be conducted by a board consisting of the Supervisor, Head of the Department and the external examiner who adjudicated the Thesis.
- **8.15** The Head of the Department shall coordinate and make arrangements for the conduct of Project Viva- Voce examination.

### 9. AWARD OF DEGREE AND CLASS

**9.1** A Student who registers for all the specified Subjects/ Courses as listed in the Course Structure, satisfies all the Course Requirements, and passes the examinations prescribed in the entire PG Programme (PGP), and secures the required number of 88 Credits (with CGPA > 6.0), shall be declared to have 'QUALIFIED' for the award of the M.Tech. Degree in the chosen Branch of Engineering and Technology with specialization as he admitted.

### 9.2 Award of Class

After a student has satisfied the requirements prescribed for the completion of the programme and is eligible for the award of M. Tech. Degree, he shall be placed in one of the following three classes based on the CGPA:

Class Awarded	CGPA
First Class with Distinction	≥7.75
First Class	$6.75 \le \text{CGPA} < 7.75$
Second Class	$6.00 \le CGPA < 6.75$

**9.3** A student with final CGPA (at the end of the PGP) < 6.00 will not be eligible for the Award of Degree.

### 10. WITHHOLDING OF RESULTS

If the student has not paid the dues, if any, to the College or if any case of indiscipline is pending against him, the result of the student will be withheld and he will not be allowed into the next semester. His degree will be withheld in such cases.

### 11. TRANSITORY REGULATIONS

- **11.1** If any candidate is detained due to shortage of attendance in one or more subjects, they are eligible for re-registration to maximum of two earlier or equivalent subjects at a time as and when offered.
- **11.2** The candidate who fails in any subject will be given two chances to pass the

same subject; otherwise, he has to identify an equivalent subject as per R15 Academic Regulations.

### 12. GENERAL

- 12.1 Credit: A unit by which the course work is measured. It determines the number of hours of instructions required per week. One credit is equivalent to one hour of teaching (lecture or tutorial) or two hours of practical work/field work per week.
- **12.2** Credit Point: It is the product of grade point and number of credits for a course.
- 12.3 Wherever the words "he", "him", "his", occur in the regulations, they include "she", "her".
- **12.4** The academic regulation should be read as a whole for the purpose of any interpretation.
- 12.5 In the case of any doubt or ambiguity in the interpretation of the above rules, the decision of the Chairman, College Academic Council is final.
- **12.6** The College may change or amend the academic regulations or syllabi at any time and the changes or amendments made shall be applicable to all the students with effect from the dates notified by the College.

\*\*\*\*

### MALPRACTICES RULES DISCIPLINARY ACTION FOR/IMPROPER CONDUCT IN EXAMINATIONS

	Nature of Malpractices/Improper	Punishment
	If the candidate:	
1. (a)	Possesses or keeps accessible in examination hall, any paper, note book, programmable calculators, Cell phones, pager, palm computers or any other form of material concerned with or related to the subject of the examination (theory or practical) in which he is appearing but has not made use of (material shall include any marks on the body of the candidate which can be used as an aid in the subject of the examination)	Expulsion from the examination hall and cancellation of the performance in that subject only.
(b)	Gives assistance or guidance or receives it from any other candidate orally or by any other body language methods or communicates through cell phones with any candidate or persons in or outside the exam hall in respect of any matter.	Expulsion from the examination hall and cancellation of the performance in that subject only of all the candidates involved. In case of an outsider, he will be handed over to the police and a case is registered against him.
2.	Has copied in the examination hall from any paper, book, programmable calculators, palm computers or any other form of material relevant to the subject of the examination (theory or practical) in which the candidate is appearing.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted to appear for the remaining examinations of the subjects of that Semester/year. The Hall Ticket of the candidate is to be cancelled and sent to the University.
3.	Impersonates any other candidate in connection with the examination.	The candidate who has impersonated shall be expelled from examination hall. The candidate is also debarred and forfeits the seat. The performance of the original candidate who has been impersonated, shall be cancelled in all the subjects of the examination (including practicals and project work) already appeared and shall not be allowed to appear for examinations of the remaining subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with

		forfeiture of seat. If the imposter is an outsider, he will be handed over to the police and a case is registered against him.
4.	Smuggles in the Answer book or additional sheet or takes out or arranges to send out the question paper during the examination or answer book or additional sheet, during or after the examination.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.
5.	Uses objectionable, abusive or offensive language in the answer paper or in letters to the examiners or writes to the examiner requesting him to award pass marks.	Cancellation of the performance in that subject.
6.	Refuses to obey the orders of the Chief Superintendent/Assistant - Superintendent / any officer on duty or misbehaves or creates disturbance of any kind in and around the examination hall or organizes a walk out or instigates others to walk out, or threatens the officer-in charge or any person on duty in or outside the examination hall of any injury to his person or to any of his relations whether by words, either spoken or written or by signs or by visible representation, assaults the officer-in- charge, or any person on duty in or outside the examination hall or any of his relations, or indulges in any other act of misconduct or mischief which result in damage to or destruction of property in the examination hall or any part of the College campus or engages in any other act which in the opinion of the officer on duty amounts to use of unfair means or misconduct or has the tendency to disrupt the orderly conduct of the commination	In case of students of the college, they shall be expelled from examination halls and cancellation of their performance in that subject and all other subjects the candidate(s) has (have) already appeared and shall not be permitted to appear for the remaining examinations of the subjects of that semester/year. The candidates also are debarred and forfeit their seats. In case of outsiders, they will be handed over to the police and a police case is registered against them.

7.	Leaves the exam hall taking away answer script or intentionally tears of the script or any part thereof inside or outside the examination hall.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.
8.	Possess any lethal weapon or firearm in the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat.
9.	If student of the college, who is not a candidate for the particular examination or any person not connected with the college indulges in any malpractice or improper conduct mentioned in clause 6 to 8.	Student of the colleges expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat. Person(s) who do not belong to the College will be handed over to police and, a police case will be registered against them.
10.	Comes in a drunken condition to the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year.

11.	Copying detected on the basis of internal evidence, such as, during valuation or during special scrutiny.	Cancellation of the performance in that subject and all other subjects the candidate has appeared including practical examinations and project work of that semester/year examinations.
12.	If any malpractice is detected which is not covered in the above clauses 1 to 11 shall be reported to the University for further action to award suitable punishment.	

### Malpractices identified by squad or special invigilators

- 1. Punishments to the candidates as per the above guidelines.
- 2. Punishment for institutions: (if the squad reports that the college is also involved in encouraging malpractices)
  - (i) A show cause notice shall be issued to the college.
  - (ii) Impose a suitable fine on the college.
  - (iii) Shifting the examination centre from the college to another college for a specific period of not less than one year.

\*\*\*\*

### M.Tech. (VLSI SYSTEM DESIGN)

### COURSE STRUCTURE AND SYLLABUS

### I Year – I Semester

Category	Code	Course Title	L	Р	С
Core Course I	A957101	VLSI Technology	4		4
Core Course II	A957102	CMOS Analog Integrated Circuit Design	4		4
Core Course III	A957103	CMOS Digital Integrated Circuit Design	4		4
	A957104	Digital System Design	4		4
Core Elective I	A957105	Hardware Software Co-Design			
Core Elective I	A957106	CPLD and FPGA Architectures and Applications			
	A957107	Algorithms for VLSI Design Automation	4		4
Core Elective II	A957108	Embedded System Design			
Core Course I Core Course II Core Course III Core Elective I Core Elective II Open Elective I Laboratory I Seminar I	A957109	Device Modeling			
	A957110	Soft Computing Techniques	4		4
Open Elective I	A957111	Image and Video processing			
-	A957112	Software Defined Radio			
Laboratory I	A957113	VLSI Laboratory – I		4	2
Seminar I	A957114	Seminar		4	2
		Total Credits	24	8	28

### I Year – II Semester

Category	Code	Course Title	L	Р	С
Core Course IV	A957201	Low Power VLSI Design	4		4
Core Course V	A957202	Design for Testability	4		4
Core Course VI	A957203	CMOS Mixed Signal Circuit Design	4		4
	A957204	VLSI and DSP Architectures	4		4
Core Elective III	A957205	Full custom IC Design			
	A957206	Hardware Description Language			
	A957207	Optimization Techniques in VLSI Design	4		4
Core Elective IV	A957208	System On Chip Architecture			
	A957209	Semiconductor Memory Design and Testing			
	A957210	Scripting Languages	4		4
Open Elective II	A957211	Coding Theory and Techniques			
	A957212	Adhoc Wireless Networks			
Laboratory II	A957213	VLSI Laboratory – II		4	2
Seminar II	A957214	Seminar		4	2
		Total Credits	24	8	28

### II Year - I Semester

Code	Course Title	L	Р	С
A957301	Comprehensive Viva-Voce			4
A957302	Project work Review I		24	12
	Total Credits		24	16

### II Year - II Semester

Code	Course Title		Р	С
A957401	Project work Review II	-	8	4
A957402	Project Evaluation (Viva-Voce)	-	16	12
	Total Credits		24	16

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

#### (A957101) VLSI TECHNOLOGY

#### UNIT –I:

Review of Microelectronics and Introduction to MOS Technologies:

MOS, CMOS, BiCMOS Technology. Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: Ids – Vds relationships, Threshold Voltage VT, Gm, Gds and  $\omega$ o, Pass Transistor, MOS, CMOS & Bi CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits.

#### UNIT –II:

Layout Design and Tools:

Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools. Logic Gates & Layouts:

Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays.

### UNIT –III:

Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Basic wafer fabrication operations, Yield measurement, Contamination sources, Clean room construction, Oxidation and Photolithography, Doping and Depositions, Metallization.Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hard bake, develop inspect, Dry etching Wet etching, resist stripping

### UNIT –IV

Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitoxy, molecular beam epitaxy.

### UNIT –V

Design rules and Scaling, BICMOS ICs: Choice of transistor types, pnp transistors, Resistors, capacitors,

Packaging: Chip characteristics, package functions, package operations

#### **TEXT BOOKS:**

- 1. Peter Van Zant, Microchip fabrication, McGraw Hill, 1997.
- 2. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000

#### **REFERENCE BOOKS:**

- 1. Micro Electronics circuits Analysis and Design 2<sup>nd</sup> Edition, Muhammad H Rashid, CENAGE Learning2011.
- 2. Eugene D. Fabricius, Introduction to VLSI design, McGraw Hill, 1999
- 3. Wani-Kai Chen (editor), The VLSI Hand book, CRI/IEEE press, 2000
- 4. S.K. Gandhi, VLSI Fabrication principles, John Wiley and Sons, NY, 1994

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957102) CMOS ANALOG INTEGRATED CIRCUIT DESIGN

### UNIT –I:

#### MOS Devices and Modeling

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling – Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

### UNIT –II:

#### **Analog CMOS Sub-Circuits:**

MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

#### UNIT –III:

CMOS Amplifiers:

Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain, Amplifiers Architectures.

### UNIT –IV:

CMOS Operational Amplifiers:

Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power-Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

### UNIT –V:

Comparators:

Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop-Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

#### **TEXT BOOKS**:

- 1. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 2. Analysis and Design of Analog Integrated Circuits- Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, Wiley India, Fifth Edition, 2010.

#### **REFERENCE BOOKS:**

- 1. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edn, 2013. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition.
- 2. CMOS: Circuit Design, Layout and Simulation- Baker, Li and Boyce, PHI.

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957103) CMOS DIGITAL INTEGRATED CIRCUIT DESIGN

#### UNIT –I: MOS Design:

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

### UNIT –II:

### **Combinational MOS Logic Circuits**:

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

### UNIT –III:

### **Sequential MOS Logic Circuits:**

Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flipflop.

### UNIT –IV:

### **Dynamic Logic Circuits**:

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

### UNIT –V:

### Semiconductor Memories:

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory-NOR flash and NAND flash.

### **TEXT BOOKS:**

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- 2. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Ed., 2011.

### **REFERENCE BOOKS:**

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2<sup>nd</sup> Ed., PHI.

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

#### (A957104) DIGITAL SYSTEM DESIGN

(Core Elective –I)

### UNIT -I:

#### **Minimization and Transformation of Sequential Machines:**

The Finite State Model – Capabilities and limitations of FSM – State equivalence and machine minimization – Simplification of incompletely specified machines.

Fundamental mode model – Flow table – State reduction – Minimal closed covers – Races, Cycles and Hazards.

### UNIT -II:

### **Digital Design:**

Digital Design Using ROMs, PALs and PLAs, BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

### UNIT -III:

#### SM Charts:

State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

### UNIT –IV:

### Fault Modeling & Test Pattern Generation:

 $\label{eq:logic} \begin{array}{l} \mbox{Logic Fault model} - \mbox{Fault detection \& Redundancy- Fault equivalence and fault location} \\ \mbox{Fault dominance} - \mbox{Single stuck at fault model} - \mbox{Multiple stuck at fault models} \\ \mbox{-Bridging fault model}. \end{array}$ 

Fault diagnosis of combinational circuits by conventional methods – Path sensitization techniques, Boolean Difference method – Kohavi algorithm – Test algorithms – D algorithm, PODEM, Random testing, Transition count testing, Signature analysis and test bridging faults.

### UNIT –V:

### Fault Diagnosis in Sequential Circuits:

Circuit Test Approach, Transition Check Approach – State identification and fault detection experiment, Machine identification, Design of fault detection experiment

### **TEXT BOOKS:**

- 1. Fundamentals of Logic Design Charles H. Roth, 5<sup>th</sup> Ed., Cengage Learning.
- 2. Digital Systems Testing and Testable Design Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.
- 3. Logic Design Theory N. N. Biswas, PHI

### **REFERENCE BOOKS:**

- 1. Switching and Finite Automata Theory Z. Kohavi , 2<sup>nd</sup> Ed., 2001, TMH
- 2. Digital Design Morris Mano, M.D.Ciletti, 4<sup>th</sup> Edition, PHI.
- 3. Digital Circuits and Logic Design Samuel C. Lee, PHI

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957105) HARDWARE - SOFTWARE CO-DESIGN

(Core Elective –I)

### UNIT –I:

Co- Design Issues:
Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.
Co- Synthesis Algorithms:
Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

### UNIT –II:

### **Prototyping and Emulation:**

Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

### **Target Architectures:**

Architecture Specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

### UNIT –III:

### **Compilation Techniques and Tools for Embedded Processor Architectures:**

Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

### UNIT –IV:

### **Design Specification and Verification:**

Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification

### UNIT –V:

### Languages for System – Level Specification and Design-I:

System – level specification, design representation for system level synthesis, system level specification languages,

### Languages for System – Level Specification and Design-II:

Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

### **TEXT BOOKS:**

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf 2009, Springer.
- 2. Hardware / Software Co- Design <u>Giovanni De Micheli</u>, <u>Mariagiovanna Sami</u>, 2002, Kluwer Academic Publishers

### **REFERENCE BOOKS:**

1. A Practical Introduction to Hardware/Software Co-design - Patrick R. Schaumont - 2010 - Springer

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957106) CPLD AND FPGA ARCHITECURES AND APPLICATIONS

(Core Elective –I)

### UNIT-I:

### **Introduction to Programmable Logic Devices:**

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

### **UNIT-II:**

### Field Programmable Gate Arrays:

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

### UNIT -III:

### SRAM Programmable FPGAs:

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

### UNIT -IV:

### **Anti-Fuse Programmed FPGAs:**

Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3, Architectures.

### UNIT -V:

### **Design Applications:**

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

### **TEXT BOOKS:**

- 1. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 2. Digital Systems Design Charles H. Roth Jr, Lizy Kurian John, Cengage Learning.

### **REFERENCE BOOKS:**

- 1. Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/Samiha Mourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957107) ALGORITHMS FOR VLSI DESIGN AUTOMATION

(Core Elective –II)

#### UNIT I: PRELIMINARIES

Introduction to Design Methodologies, Design Automation tools, Algorithmic Graph Theory, Computational complexity, Tractable and Intractable problems.

### **UNIT II:**

### GENERAL PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION

Backtracking, Branch and Bound, Dynamic Programming, Integer Linear Programming, Local Search, Simulated Annealing, Tabu search, Genetic Algorithms.

### **UNIT III:**

### **LAYOUT COMPACTION, PLACEMENT, FLOORPLANNING AND ROUTING** Problems, Concepts and Algorithms.

### MODELLING AND SIMULATION

Gate Level Modelling and Simulation, Switch level Modelling and Simulation.

### **UNIT IV:**

### LOGIC SYNTHESIS AND VERIFICATION

Basic issues and Terminology, Binary-Decision diagrams, Two-Level logic Synthesis **HIGH-LEVEL SYNTHESIS** 

Hardware Models, Internal representation of the input Algorithm, Allocation, Assignment and Scheduling, Some Scheduling Algorithms, Some aspects of Assignment problem, Highlevel Transformations.

### UNIT V:

### PHYSICAL DESIGN AUTOMATION OF FPGAs

FPGA technologies, Physical Design cycle for FPGAs, partitioning and Routing for segmented and staggered Models.

### PHYSICAL DESIGN AUTOMATION OF MCMs

MCM technologies, MCM physical design cycle, Partitioning, Placement - Chip Array based and Full Custom Approaches, Routing – Maze routing, Multiple stage routing, Topologic routing, Integrated Pin – Distribution and routing, Routing and Programmable MCMs.

#### **TEXT BOOKS**

- 1. Algorithms for VLSI Design Automation, S.H. Gerez, 1999, WILEY Student Edition, John wiley & Sons (Asia) Pvt. Ltd.
- 2. Algorithms for VLSI Physical Design Automation Naveed Sherwani, 3<sup>rd</sup> Ed., 2005, Springer International Edition.

#### **REFERENCE BOOKS**

- 1. Computer Aided Logical Design with Emphasis on VLSI Hill & Peterson, 1993, Wiley.
- 2. Modern VLSI Design: Systems on silicon Wayne Wolf, 2<sup>nd</sup> ed., 1998, Pearson Education Asia.

M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

## (A957108) EMBEDDED SYSTEMS DESIGN

(Core Elective –II)

### UNIT –I:

### **Introduction to Embedded Systems**

Definition of Embedded System, Embedded Systems Vs General Computing Systems, History of Embedded Systems, Classification, Major Application Areas, Purpose of Embedded Systems, Characteristics and Quality Attributes of Embedded Systems.

### UNIT –II:

### **Typical Embedded System:**

Core of the Embedded System: General Purpose and Domain Specific Processors, ASICs, PLDs, Commercial Off-The-Shelf Components (COTS), Memory: ROM, RAM, Memory according to the type of Interface, Memory Shadowing, Memory selection for Embedded Systems, Sensors and Actuators, Communication Interface: Onboard and External Communication Interfaces.

### UNIT –III:

### **Embedded Firmware**:

Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, Real Time Clock, Watchdog Timer, Embedded Firmware Design Approaches and Development Languages.

### UNIT –IV:

### **RTOS Based Embedded System Design:**

Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling.

### UNIT –V:

**Task Communication:** Shared Memory, Message Passing, Remote Procedure Call and Sockets, Task Synchronization: Task Communication/Synchronization Issues, Task Synchronization Techniques, Device Drivers, How to Choose an RTOS.

### **TEXT BOOKS:**

1. Introduction to Embedded Systems – Shibu K.V, Mc Graw Hill.

### **REFERENCE BOOKS:**

- 1. Embedded Systems Raj Kamal, TMH.
- 2. Embedded System Design Frank Vahid, Tony Givargis, John Wiley.
- 3. Embedded Systems Lyla, Pearson, 2013
- 4. An Embedded Software Primer David E. Simon, Pearson Education.

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957109) DEVICE MODELLING (Core Elective -II)

### UNIT -I:

#### **Introduction to Semiconductor Physics:**

Review of Quantum Mechanics, Boltzman transport equation, Continuity equation, Poisson equation.

### **Integrated Passive Devices:**

Types and Structures of resistors and capacitors in monolithic technology, Dependence of model parameters on structures

### **UNIT -II: Integrated Diodes:**

Junction and Schottky diodes in monolithic technologies – Static and Dynamic behavior – Small and large signal models – SPICE models

#### **Integrated Bipolar Transistor:**

Types and structures in monolithic technologies – Basic model (Eber-Moll) – Gunmel - Poon model-dynamic model, Parasitic effects – SPICE model –Parameter extraction

#### UNIT -III:

#### **Integrated MOS Transistor:**

NMOS and PMOS transistor – Threshold voltage – Threshold voltage equations – MOS device equations – Basic DC equations second order effects – MOS models – small signal AC characteristics – MOS FET SPICE model level 1, 2, 3 and 4

### UNIT -IV:

**VLSI Fabrication Techniques:** An overview of wafer fabrication, Wafer Processing – Oxidation – Patterning – Diffusion – Ion Implantation – Deposition – Silicon gate nMOS processes – CMOS processes – n-well- p-well- twin tub- Silicon on insulator – CMOS process enhancements – Interconnects circuit elements

### UNIT -V:

**Modeling of Hetero Junction Devices:** Band gap Engineering, Band gap Offset at abrupt Hetero Junction, Modified current continuity equations, Hetero Junction bipolar transistors (HBTs), SiGe

### **TEXT BOOKS:**

- 1. Introduction to Semiconductor Materials and Devices Tyagi M. S, 2008, John Wiley Student Edition.
- 2. Solid State Circuits Ben G. Streetman, Prentice Hall, 1997

#### **REFERENCE BOOKS:**

- 1. Physics of Semiconductor Devices Sze S. M, 2<sup>nd</sup> Edition, Mcgraw Hill, New York, 1981.
- 2. Introduction to Device Modeling and Circuit Simulation Tor A. Fijedly, Wiley-Interscience, 1997.
- 3. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957110) SOFT COMPUTING TECHNIQUES (Open Elective-I)

### UNIT – I: Fundamentals of Neural Networks & Feed Forward Networks

Basic Concept of Neural Networks, Human Brain, Models of an Artificial Neuron, Learning Methods, Neural Networks Architectures, Signal Layer Feed Forward Neural Network :The Perceptron Model, Multilayer Feed Forward Neural Network :Architecture of a Back Propagation Network(BPN), The Solution, Back propagation Learning, Selection of various Parameters in BPN. Application of Back propagation Networks in Pattern Recognition & Image Processing.

### UNIT – II: Associative Memories & ART Neural Networks

Basic concepts of Linear Associator, Basic concepts of Dynamical systems, Mathematical Foundation of Discrete-Time Hop field Networks(HPF), Mathematical Foundation of Gradient-Type Hopfield Networks, Transient response of Continuous Time Networks, Applications of HPF in Solution of Optimization Problem: Minimization of the Traveling salesman tour length, Summing networks with digital outputs, Solving Simultaneous Linear Equations, Bidirectional Associative Memory Networks; Cluster Structure, Vector Quantization, Classical ART Networks, Simplified ART Architecture.

### UNIT – III: Fuzzy Logic & Systems

Fuzzy sets, Crisp Relations, Fuzzy Relations, Crisp Logic, Predicate Logic, Fuzzy Logic, Fuzzy Rule based system, Defuzzification Methods, Applications: Greg Viot's Fuzzy Cruise Controller, Air Conditioner Controller.

### **UNIT – IV: Genetic Algorithms**

Basic Concepts of Genetic Algorithms (GA), Biological background, Creation of Off springs, Working Principle, Encoding, Fitness Function, Reproduction, Inheritance Operators, Cross Over, Inversion and Deletion, Mutation Operator, Bit-wise Operators used in GA, Generational Cycle, Convergence of Genetic Algorithm.

### **UNIT – V: Hybrid Systems**

Types of Hybrid Systems, Neural Networks, Fuzzy Logic, and Genetic Algorithms Hybrid, Genetic Algorithm based BPN: GA Based weight Determination, Fuzzy Back Propagation Networks: LR-type fuzzy numbers, Fuzzy Neuron, Fuzzy BP Architecture, Learning in Fuzzy BPN, Inference by fuzzy BPN.

### **TEXT BOOKS:**

- 1. Introduction to Artificial Neural Systems J.M.Zurada, Jaico Publishers
- 2. Neural Networks, Fuzzy Logic & Genetic Algorithms: Synthesis & Applications S.Rajasekaran, G.A. Vijayalakshmi Pai, July 2011, PHI, New Delhi.
- 3. Genetic Algorithms by David E. Gold Berg, Pearson Education India, 2006.
- 4. Neural Networks & Fuzzy Sytems- Kosko.B., PHI, Delhi, 1994.

### **REFERENCE BOOKS:**

- 1. Artificial Neural Networks Dr. B. Yagananarayana, 1999, PHI, New Delhi.
- 2. An introduction to Genetic Algorithms Mitchell Melanie, MIT Press, 1998
- 3. Fuzzy Sets, Uncertainty and Information- Klir G.J. & Folger. T. A., PHI, Delhi, 1993.

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957111) IMAGE AND VIDEO PROCESSING (OPEN ELECTIVE-I)

### UNIT –I:

**Fundamentals of Image Processing and Image Transforms:** Basic steps of Image Processing System Sampling and Quantization of an image, Basic relationship between pixels.

**Image Segmentation:** Segmentation concepts, Point, Line and Edge Detection, Thresholding, Region based segmentation.

### UNIT –II:

**Image Enhancement:** Spatial domain methods: Histogram processing, Fundamentals of Spatial filtering, Smoothing spatial filters, Sharpening spatial filters.

Frequency domain methods: Basics of filtering in frequency domain, Image smoothing, Image sharpening, Selective filtering.

### UNIT –III:

**Image Compression:** Image compression fundamentals - Coding Redundancy, Spatial and Temporal redundancy, Compression models: Lossy & Lossless, Huffman coding, Bit plane coding, Transform coding, Predictive coding, Wavelet coding, Lossy Predictive coding, JPEG Standards.

### UNIT -IV:

**Basic Steps of Video Processing:** Analog Video, Digital Video. Time-Varying Image Formation models: Three-Dimensional Motion Models, Geometric Image Formation, Photometric Image Formation, Sampling of Video signals, Filtering operations.

### UNIT –V:

**2-D Motion Estimation:** Optical flow, General Methodologies, Pixel Based Motion Estimation, Block-Matching Algorithm, Mesh based Motion Estimation, Global Motion Estimation, Region based Motion Estimation, Multi resolution motion estimation, Waveform based coding, Block based transform coding, Predictive coding, Application of motion estimation in Video coding.

### **TEXT BOOKS:**

- 1. Digital Image Processing Gonzaleze and Woods, 3<sup>rd</sup> Ed., Pearson.
- 2. Video Processing and Communication Yao Wang, Joem Ostermann and Ya-quin Zhang. 1<sup>st</sup> Ed., PH Int.

### **REFRENCE BOOKS:**

- Digital Image Processing using MATLAB– Gonzaleze and Woods, 2<sup>nd</sup> ed., Mc Graw Hill Education, 2010
- 2. Image Processing Analysis , and Machine Vision- Milan Sonka, Vaclan Hlavac, 3 ed., CENGAGE, 2008
- 3. Digital Video Processing A Murat Tekalp, PERSON, 2010
- 4. Digital Image Processing S.Jayaraman, S.Esakkirajan, T.Veera Kumar TMH, 2009

\*\*\*\*

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957112) SOFTWARE DEFINED RADIO (Open Elective-I)

UNIT -I:

**Introduction:** The Need for Software Radios, What is Software Radio, Characteristics and benefits of software radio- Design Principles of Software Radio, RF Implementation issues-The Purpose of RF Front – End, Dynamic Range- The Principal Challenge of Receiver Design – RF Receiver Front-End Topologies- Enhanced Flexibility of the RF Chain with Software Radios- Importance of the Components to Overall Performance- Transmitter Architectures and Their Issues- Noise and Distortion in the RF Chain, ADC and DAC Distortion.

### UNIT -II:

**Profile and Radio Resource Management :** Communication Profiles- Introduction, Communication Profiles, Terminal Profile, Service Profile, Network Profile, User Profile, Communication Profile Architecture, Profile Data Structure, XML Structure, Distribution of Profile Data, Access to Profile Data, Management of Communication Profiles, Communication Classmarks, Dynamic Classmarks for Reconfigurable Terminals, Compression and Coding, Meta Profile Data

### UNIT -III:

### **Radio Resource Management in Heterogeneous Networks**

Introduction, Definition of Radio Resource Management, Radio Resource Units over RRM Phases, RRM Challenges and Approaches, RRM Modelling and Investigation Approaches, Investigations of JRRM in Heterogeneous Networks, Measuring Gain in the Upper Bound Due to JRRM, Circuit-Switched System, Packet-Switched System, Functions and Principles of JRRM, General Architecture of JRRM, Detailed RRM Functions in Sub-Networks and Overall Systems

### UNIT -IV:

**Reconfiguration of the Network Elements :** Introduction, Reconfiguration of Base Stations and Mobile Terminals, Abstract Modelling of Reconfigurable Devices, the Role of Local Intelligence in Reconfiguration, Performance Issues, Classification and Rating of Reconfigurable Hardware, Processing Elements, Connection Elements, Global Interconnect Networks, Hierarchical Interconnect Networks, Installing a New Configuration, Applying Reconfiguration Strategies, Reconfiguration Based on Comparison, Resource Recycling, Flexible Workload Management at the Physical Layer, Optimised Reconfiguration, Optimisation Parameters and Algorithms, Optimization Algorithms, Specific Reconfiguration Requirements, Reconfiguring Base Stations, Reconfiguring Mobile Terminals

### UNIT -V:

### **Object – Oriented Representation of Radios and Network Resources:**

Networks- Object Oriented Programming- Object Brokers- Mobile Application Environments- Joint Tactical Radio System.

**Case Studies in Software Radio Design:** Introduction and Historical Perspective, SPEAK easy-JTRS, Wireless Information Transfer System, SDR-3000 Digital Transceiver Subsystem, Spectrum Ware, CHARIOT.

### **TEXT BOOKS:**

- 1. Software Defined Radio Architecture System and Functions- Markus Dillinger, Kambiz Madani, WILEY 2003
- 2. Software Defined Radio: Enabling Technologies- Walter Tuttle Bee, 2002, Wiley Publications.

### **REFERENCE BOOKS:**

- 1. Software Radio: A Modern Approach to Radio Engineering Jeffrey H. Reed, 2002, PEA Publication.
- 2. Software Defined Radio for 3G Paul Burns, 2002, Artech House.
- 3. Software Defined Radio: Architectures, Systems and Functions Markus Dillinger, Kambiz Madani, Nancy Alonistioti, 2003, Wiley.
- 4. Software Radio Architecture: Object Oriented Approaches to wireless System Enginering Joseph Mitola, III, 2000, John Wiley & Sons.

\*\*\*\*

### M. Tech. I Year I Semester (VLSI SYSTEM DESIGN)

L/T/P/C -/-/ 4/ 2

### Note:

(A957113) VLSI LABORATORY – I

Minimum of 10 programs from Part -I and 2 programs from Part -II are to be conducted.

Design and implementation of the following CMOS digital/analog circuits using **Cadence** / **Mentor Graphics** / **Synopsys** / **Equivalent** CAD tools. The design shall include Gate-level design, Transistor-level design, Hierarchical design, Verilog HDL/VHDL design, Logic synthesis, Simulation and verification.

### Part –I: VLSI Front End Design programs:

Programming can be done using any complier. Down load the programs on FPGA/CPLD boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front end tools.

- 1. HDL code to realize all the logic gates
- 2. Design and Simulation of adder, Serial Binary Adder, Multi Precession Adder, Carry Look Ahead Adder.
- 3. Design of 2-to-4 decoder
- 4. Design of 8-to-3 encoder (without and with parity)
- 5. Design of 8-to-1 multiplexer
- 6. Design of 4 bit binary to gray converter
- 7. Design of Multiplexer/ Demultiplexer, comparator
- 8. Design of Full adder using 3 modeling styles
- 9. Design of flip flops: SR, D, JK, T
- 10. Design of 4-bit binary, BCD counters ( synchronous/ asynchronous reset) or any sequence counter
- 11. Design of a N- bit Register of Serial- in Serial –out, Serial in parallel out, Parallel in Serial out and Parallel in Parallel Out.
- 12. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 13. Design of 4- Bit Multiplier, Divider.
- 14. Design of ALU to Perform ADD, SUB, AND-OR, 1's and 2's Compliment, Multiplication, and Division.
- 15. Design of Finite State Machine.
- 16. Implementing the above designs on Xilinx/Altera/Cypress/equivalent based FPGA/CPLD kits .

### Part –II: VLSI Back End Design programs:

Design and implementation of the following CMOS digital/analog circuits using **Cadence** / **Mentor Graphics** / **Synopsys** / **Equivalent** CAD tools. The design shall include Gate-level design/Transistor-level design/Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, Scaling of CMOS Inverter for different technologies, study of secondary effects (temperature, power supply and process corners), Circuit optimization with respect to area, performance and/or power, Layout, Extraction of parasitics

and back annotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

- 1. Introduction to layout design rules
- 2. Layout, physical verification, placement & route for complex design, static timing analysis, IR drop analysis and crosstalk analysis of the following:
  - Basic logic gates
  - CMOS inverter
  - CMOS NOR/ NAND gates
  - CMOS XOR and MUX gates
  - CMOS 1-bit full adder
  - Static / Dynamic logic circuit (register cell) Latch
  - Pass transistor

Layout of any combinational circuit (complex CMOS logic gate)- Learning about data paths

\*\*\*\*

M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957201) LOW POWER VLSI DESIGN

### UNIT –I:

#### **Fundamentals:**

Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, ShortChannel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

### UNIT –II:

### **Low-Power Design Approaches:**

**Low-Power Design through Voltage Scaling** – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches.

### Switched Capacitance Minimization Approaches:

System Level Measures, Circuit Level Measures, Mask level Measures.

### UNIT –III:

### Low-Voltage Low-Power Adders:

Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.

### UNIT –IV:

### Low-Voltage Low-Power Multipliers:

Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh- Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

### UNIT –V:

### Low-Voltage Low-Power Memories:

Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

### **TEXT BOOKS:**

1. CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.

2. Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

### **REFERENCE BOOKS:**

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRCPress, 2011
- 2. Low Power CMOS Design AnanthaChandrakasan, IEEE Press/Wiley International, 1998.
- 3. Low Power CMOS VLSI Circuit Design Kaushik Roy, Sharat C. Prasad, John Wiley & Sons,2000.
- 4. Practical Low Power Digital VLSI Design Gary K. Yeap, Kluwer Academic Press, 2002.
- 5. Low Power CMOS VLSI Circuit Design A. Bellamour, M. I. Elamasri, Kluwer Academic Press, 1995.
- 6. Leakage in Nanometer CMOS Technologies Siva G. Narendran, AnathaChandrakasan, Springer, 2005

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957202) DESIGN FOR TESTABILITY

### UNIT -I:

### **Introduction to Testing:**

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

### UNIT -II:

### **Logic and Fault Simulation:**

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation, ATPG.

### UNIT -III:

### **Testability Measures:**

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

### UNIT -IV:

### **Built-In Self-Test:**

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

### UNIT -V:

### **Boundary Scan Standard:**

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

### **TEXT BOOKS:**

1. Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits – M.L. Bushnell, V. D. Agrawal, Kluwer Academic Pulishers.

### **REFERENCE BOOKS:**

1. Digital Systems and Testable Design - M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House. Digital Circuits Testing and Testability - P.K. Lala, Academic Press.

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957203) CMOS MIXED SIGNAL CIRCUIT DESIGN

#### UNIT -I:

#### **Switched Capacitor Circuits:**

Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

### UNIT -II:

#### Phased Lock Loop (PLL):

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications

#### UNIT -III:

#### **Data Converter Fundamentals:**

DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

#### UNIT -IV:

#### Nyquist Rate A/D Converters:

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time interleaved converters.

### UNIT -V:

### **Oversampling Converters:**

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A

#### **TEXT BOOKS:**

- 1. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002
- 2. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013

#### **REFERENCE BOOKS:**

- 1. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters-Rudy Van De Plassche, Kluwer Academic Publishers, 2003
- 2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Interscience, 2005.
- 3. CMOS Mixed-Signal Circuit Design R. Jacob Baker, Wiley Interscience, 2009.

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957204) VLSI and DSP Architectures Core Elective - III

### UNIT –I:

### **Introduction to Digital Signal Processing:**

Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

### **Computational Accuracy in DSP Implementations:**

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

### UNIT –II:

### Architectures for Programmable DSP Devices:

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

### UNIT -III:

### **Programmable Digital Signal Processors:**

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

### UNIT –IV:

### **Analog Devices Family of DSP Devices:**

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor. Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

### UNIT –V:

### Interfacing Memory and I/O Peripherals to Programmable DSP Devices:

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

### **TEXT BOOKS:**

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R.
- Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009
- 3. Embedded Signal Processing with the Micro Signal Architecture: Woon-Seng Gan, Sen M. Kuo, Wiley-IEEE Press, 2007

### **REFERENCE BOOKS:**

- 1. Digital Signal Processors, Architecture, Programming and Applications B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. Digital Signal Processing Jonatham Stein, 2005, John Wiley.
- 3. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 4. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
- 5. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997
- 6. Embedded Media Processing by David J. Katz and Rick Gentile of Analog Devices, Newnes , ISBN 0750679123, 2005

\*\*\*\*

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957205) ASIC DESIGN Core Elective - III

### **UNIT I - INTRODUCTION TO ASIC'S**

Types of ASICs - Design flow - CMOS transistors CMO S Design rules - Combinational Logic Cell - Sequential logic cell - Data path logic cell - Transistors as Resistors - Transistor Parasitic Capacitance- Logical effort - Library cell design - Library architecture .

### **UNIT II - PROGRAMMABLE ASIC'S**

Anti fuse - static RAM - EPROM and EEPROM technology - PREP benchmarks - Actel ACT - Xilinx LCA - Altera FLEX - Altera MAX DC & AC inputs and outputs - Clock & Power inputs - Xilinx I/O blocks.

### UNIT III - PROGRAMMABLE ASIC LOGIC CELLS

Actel ACT -Xilinx LCA - Xilinx EPLD - Altera MAX 5000 and 7000 - Altera MAX 9000 - Altera FLEX -Design systems – Logic Synthesis – Half gate ASIC -Schematic entry - Low level design language - PLA tools -EDIF- CFI design representation.

### UNIT IV - ASIC FLOOR PLANNING, PLACEMENT AND ROUTING

ASIC Construction: Physical Design- System Partitioning- FPGA Partitioning- Partitioning Methods. Floorplanning and Placement: Floorplanning- Placement- Physical Design Flow. Rou

ting: Global Routing - Detailed Routing- Special Routing. Design checks

### **UNIT V - OPTIMIZATION ALGORITHMS**

Planar subset problem(PSP) -single layer global routing single layer detailed routing wire length and bend minimization technique -over the cell(OTC) Routing-multichip modules(MCM)-Programmable logic arrays-Transistor chaining-Weinberger Arrays-Gate Matrix Layout-1D compaction-2D compaction

### REFERENCES

- 1. M. J. S. Smith , "Application Specific Integrated Circuits", Addison Wesley Longman Inc., 1997.
- 2. Farzad Nekoogar and Faranak Nekoogar, "From ASICs to SOCs: A Practical Approach", Prentice Hall PTR, 2003.

\*\*\*\*

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN) L/T/P/C

L/1/P/C 4/-/-/4

### (A957206) HARDWARE DESCRIPTION LANGUAGE (Core Elective – III)

### **UNIT I - BASIC CONCEPTS - VERILOG**

Operators, Basic concepts, Identifiers, System task and functions, Value set, Data types, Parameters, Operands, Operators, Modules and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Switch level modeling, Tri state gates, MOS Switches, Bidirectional switches, User defined primitives, Combinational UDP, Sequential UDP. Introduction to synthesis, Verilog HDL synthesis-Synthesis Design flow Test bench-lab exercise.

### **UNIT II – BASICS OF MOS TRANISTORS**

MOS transistors- Threshold voltage- characteristics of MOS transistorchannel length modulation- short channel effects- Design of Logic gates using NMOS, PMOS and CMOS, Stick diagrams- Transfer characteristics of CMOS inverter- Power dissipation – Delay and sizing of inverters- Lab exercise.

### **UNIT III - CMOS – COMBINATIONAL CIRCUITS**

Static CMOS design-complementary CMOS - static properties complementary CMOS design-Power consumption in CMOS logic gates dynamic or glitching transitions - Design techniques to reduce switching activity - Radioed logic-DC VSL - pass transistor logic - Differential pass transistor logic -Sizing of level restorer-Sizing in pass transistor-Dynamic CMOS design-Basic principles - Domino logic-optimization of Domino logic-NPCMOS-logic style selection -Designing logic for reduced supply voltages. Lab exercise in Switch level modeling.

### **UNIT IV - CMOS – SEQUENTIAL CIRCUITS**

Timing metrics for sequential circuit - latches Vs registers -static latches and registers -Bistability principle - multiplexer based latches-master slave edge triggered registers- nonideal clock signals-low voltage static latches-static SR flip flop - Dynamic latches and registers-C2MOS register - Dual edge registers-True single phase clocked registerspipelining to optimize sequential circuit latch Vs register based pipelines-non-Bistable sequential circuit-Schmitt trigger-mono stable -Astable -sequential circuit - choosing a clocking strategy.. Lab exercise in Switch level modeling

### UNIT V – SUB-SYSTEM DESIGN/ SYSTEM VERILOG

Addition/Subtraction - Comparators- Zero/One Detectors- Binary Counters- ALUs Multiplication- Shifters- Memory elements- control: Finite-State Machines. Lab exercise.

### REFERENCES

- 1. Samir palnitkar, "Verilog HDL", Pearson education, Second Edition, 2003.
- 2. J. Bhasker, "A Verilog HDL Primer", Second Edition, Star Galaxy, 2005.
- 3. J. Bhasker, "A Verilog Synthesis: A Practical Primer", Star Galaxy, 1998
- 4. Jan.M.Rabaey., Anitha Chandrakasan Borivoje Nikolic, "*DigitalIntegrated Circuits*", Second Edition
- 5. Neil H.E Weste and Kamran Eshraghian, "*Principles of CMOS VLSI Design*", 2nd Edition, Addition ,Wesley, 1998.

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957207) OPTIMIZATION TECHNIQUES IN VLSI DESIGN (CORE ELECTIVE -IV)

### UNIT –I:

#### **Statistical Modeling:**

Modeling sources of variations, Monte Carlo techniques, Process variation modeling-Pelgrom's model, Principle component based modeling, Quad tree based modeling, Performance modeling- Response surface methodology, delay modeling, interconnect delay models.

### UNIT –II:

### **Statistical Performance, Power and Yield Analysis**

Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.

### UNIT –III:

#### **Convex Optimization:**

Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting- Monomial fitting, Maxmonomial fitting, Posynomial fitting.

### UNIT –IV:

### **Genetic Algorithm:**

Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, Mapping for FPGA- Automatic test generation- Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement-GASP algorithm-unified algorithm.

### UNIT –V:

### **GA Routing Procedures and Power Estimation:**

Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA-Standard cell placement-GA for ATGproblem encoding- fitness function-GA Vs Conventional algorithm.

#### **TEXT BOOKS / REFERENCE BOOKS:**

- 1. Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.
- 2. Genetic Algorithm for VLSI Design, Layout and Test Automation Pinaki Mazumder, E.Mrudnick, Prentice Hall, 1998.
- 3. Convex Optimization Stephen Boyd, Lieven Vandenberghe, Cambridge University Press,

M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957208) SYSTEM ON CHIP ARCHITECTURE (CORE ELECTIVE -IV)

### UNIT –I:

### Introduction to the System Approach:

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

### UNIT –II:

#### **Processors:**

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

### UNIT –III:

### Memory Design for SOC:

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor – memory interaction.

### UNIT -IV:

### **Interconnect Customization and Configuration:**

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses, Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

### UNIT –V:

### **Application Studies / Case Studies:**

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

### **TEXT BOOKS:**

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely IndiaPvt. Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2nd Ed., 2000, Addison Wesley Professional.

### **REFERENCE BOOKS:**

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) Jason Andrews Newnes, BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques –Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957209) SEMICONDUCTOR MEMORY DESIGN AND TESTING (CORE ELECTIVE -IV)

### UNIT -I:

### **Random Access Memory Technologies:**

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM

### UNIT -II:

### Non-volatile Memories:

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

### UNIT -III:

# Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance:

RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

### UNIT -IV:

### **Semiconductor Memory Reliability and Radiation Effects:**

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardeness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

### UNIT -V:

Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions

### **TEXT BOOKS:**

- 1. Semiconductor Memories Technology Ashok K. Sharma, 2002, Wiley.
- 2. Advanced Semiconductor Memories Architecture, Design and Applications Ashok K. Sharma- 2002, Wiley.
- 3. Modern Semiconductor Devices for Integrated Circuits Chenming C Hu, 1st Ed., Prentice

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957210) SCRIPTING LANGUAGES (OPEN ELECTIVE -II)

#### **UNIT -I: Introduction to Scripts and Scripting:**

Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

#### **UNIT -II: Advanced PERL:**

Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

#### UNIT -III: TCL:

The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

#### **UNIT -IV: Advanced TCL:**

The eval, source, exec and up-level commands, Libraries and packages, Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security issues, running untrusted code, The C interface.

### **UNIT -V: TK and JavaScript:**

Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK. JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language, Basic concepts of Pythan.

**Object Oriented Programming Concepts (Qualitative Concepts Only):** Objects, Classes, Encapsulation, Data Hierarchy.

#### **TEXT BOOKS:**

- 1. The World of Scripting Languages- David Barron, Wiley Student Edition, 2010.
- 2. Practical Programming in Tcl and Tk Brent Welch, Ken Jones and Jeff Hobbs., Fourth edition.
- 3. Java the Complete Reference Herbert Schildt, 7th Edition, TMH.

#### **REFERENCE BOOKS:**

- 1. Tcl/Tk: A Developer's Guide- Clif Flynt, 2003, Morgan Kaufmann SerieS.
- 2. Tcl and the Tk Toolkit- John Ousterhout, 2nd Edition, 2009, Kindel Edition.
- 3. Tcl 8.5 Network Programming book- Wojciech Kocjan and Piotr Beltowski, Packt Publishing.
- 4. Tcl/Tk 8.5 Programming Cookbook- Bert Wheeler

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957211) CODING THEORY AND TECHNIQUES (OPEN ELECTIVE -II)

### UNIT -I:

**Coding for Reliable Digital Transmission and Storage:** Mathematical model of Information, A Logarithmic Measure of Information, Average and Mutual Information and Entropy, Types of Errors, Error Control Strategies.

**Linear Block Codes:** Introduction to Linear Block Codes, Syndrome and Error Detection, Minimum Distance of a Block code, Error-Detecting and Error-correcting Capabilities of a Block code, Standard array and Syndrome Decoding, Probability of an undetected error for Linear Codes over a BSC, Hamming Codes. Applications of Block codes for Error control in data storage system

### UNIT –II:

**Cyclic Codes:** Description, Generator and Parity-check Matrices, Encoding, Syndrome Computation and Error Detection, Decoding ,Cyclic Hamming Codes, Shortened cyclic codes, Error-trapping decoding for cyclic codes, Majority logic decoding for cyclic codes.

### UNIT –III:

**Convolutional Codes:** Encoding of Convolutional Codes, Structural and Distance Properties, maximum likelihood decoding, Sequential decoding, Majority- logic decoding of Convolution codes. Application of Viterbi Decoding and Sequential Decoding, Applications of Convolutional codes in ARQ system.

### UNIT –IV:

**Burst –Error-Correcting Codes:** Decoding of Single-Burst error Correcting Cyclic codes, Single- Burst-Error-Correcting Cyclic codes, Burst-Error-Correcting Convolutional Codes, Bounds on Burst Error-Correcting Capability, Interleaved Cyclic and Convolutional Codes, Phased-Burst –Error- Correcting Cyclic and Convolutional codes.

### UNIT -V:

**BCH** – **Codes:** BCH code- Definition, Minimum distance and BCH Bounds, Decoding Procedure for BCH Codes- Syndrome Computation and Iterative Algorithms, Error Location Polynomials and Numbers for single and double error correction

### **TEXT BOOKS:**

- 1. Error Control Coding- Fundamentals and Applications –Shu Lin, Daniel J.Costello,Jr, Prentice Hall, Inc.
- 2. Error Correcting Coding Theory-Man Young Rhee- 1989, McGraw-Hill Publishing.

### **REFERENCE BOOKS:**

- 1. Digital Communications-Fundamental and Application Bernard Sklar, PE.
- 2. Digital Communications- John G. Proakis, 5th Ed., 2008, TMH.
- 3. Introduction to Error Control Codes-Salvatore Gravano-Oxford
- 4. Error Correction Coding Mathematical Methods and Algorithms Todd K.Moon, 2006, Wiley India.
- 5. Information Theory, Coding and Cryptography Ranjan Bose, 2nd Edition, 2009, TMH

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C 4/-/- / 4

### (A957212) ADHOC WIRELESS NETWORKS (OPEN ELECTIVE -II)

#### UNIT-I:

**Wireless LANS and PANS:** Introduction, Fundamentals of WLANS, IEEE 802.11 Standard, HIPERLAN Standard, Bluetooth, Home RF.

**Wireless Internet:** Wireless Internet, Mobile IP, TCP in Wireless Domain, WAP, Optimizing Web Over Wireless.

### UNIT-II:

**AD HOC Wireless Networks**: Introduction, Issues in Ad Hoc Wireless Networks, AD Hoc Wireless Internet.

**MAC Protocols for Ad Hoc Wireless Networks:** Introduction, Issues in Designing a MAC protocol for Ad Hoc Wireless Networks, Design goals of a MAC Protocol for Ad Hoc Wireless Networks, Classifications of MAC Protocols, Contention - Based Protocols, Contention - Based Protocols with reservation Mechanisms, Contention – Based MAC Protocols with Scheduling Mechanisms, MAC Protocols that use Directional Antennas, Other MAC Protocols.

### UNIT -III:

**Routing Protocols:** Introduction, Issues in Designing a Routing Protocol for Ad Hoc Wireless Networks, Classification of Routing Protocols, Table –Driven Routing Protocols, On – Demand Routing Protocols, Hybrid Routing Protocols, Routing Protocols with Efficient Flooding Mechanisms, Hierarchical Routing Protocols, Power – Aware Routing Protocols.

**Transport Layer and Security Protocols:** Introduction, Issues in Designing a Transport Layer Protocol for Ad Hoc Wireless Networks, Design Goals of a Transport Layer Protocol for Ad Hoc Wireless Networks, Classification of Transport Layer Solutions, TCP Over Ad Hoc Wireless Networks, Other Transport Layer Protocol for Ad Hoc Wireless Networks, Network Security Requirements, Issues and Challenges in Security Provisioning, Network Security Attacks, Key Management, Secure Routing in Ad Hoc Wireless Networks.

### UNIT –IV:

**Quality of Service:** Introduction, Issues and Challenges in Providing QoS in Ad Hoc Wireless Networks, Classification of QoS Solutions, MAC Layer Solutions, Network Layer Solutions, QoS Frameworks for Ad Hoc Wireless Networks.

**Energy Management:** Introduction, Need for Energy Management in Ad Hoc Wireless Networks ,Classification of Ad Hoc Wireless Networks, Battery Management Schemes, Transmission Power Management Schemes, System Power Management Schemes.

### UNIT –V:

**Wireless Sensor Networks:** Introduction, Sensor Network Architecture, Data Dissemination, Data Gathering, MAC Protocols for Sensor Networks, Location Discovery, Quality of a Sensor Network, Evolving Standards, Other Issues.

### **TEXT BOOKS:**

- 1. Ad Hoc Wireless Networks: Architectures and Protocols C. Siva Ram Murthy and B.S.Manoj, 2004, PHI.
- 2. Wireless Ad- hoc and Sensor Networks: Protocols, Performance and Control Jagannathan Sarangapani, CRC Press

### **REFERENCE BOOKS:**

- 1. Ad- Hoc Mobile Wireless Networks: Protocols & Systems, C.K. Toh ,1 ed. Pearson Education.
- 2. Wireless Sensor Networks C. S. Raghavendra, Krishna M. Sivalingam, 2004, Springer

### M. Tech. I Year II Semester (VLSI SYSTEM DESIGN)

L/T/P/C -/- /4/2

### (A957213) VLSI LABORATORY – II

# Note: Any 10 of the following digital/analog circuits are to be designed and implemented using Cadence / Mentor Graphics / Synopsys / Tanner Tools/Equivalent CAD tools.

The design shall include Gate-level design/Transistor-level design/Hierarchical design/Verilog HDL or VHDL design, Logic synthesis, Simulation and verification, study of secondary effects (temperature, power supply and process corners), Circuitoptimization with respect to area, performance and/or power, Layout, Extraction of parasitics and backannotation, modifications in circuit parameters and layout consumption, DC/transient analysis, Verification of layouts (DRC, LVS).

- 1. Introduction to SPICE simulation and coding of NMOS Circuit.
- 2. Introduction to SPICE simulation and coding of CMOS circuit.
- 3. Introduction to SPICE simulation and coding of any combinational circuit.
- 4. SPICE simulation of any circuit using current source load.
- 5. SPICE simulation of any circuit using current sink load.
- 6. SPICE simulation of any current mirror circuit.
- 7. Analog Circuit Simulation of Common source Amplifier using any load.
- 8. Analog Circuit Simulation of Common Drain Amplifier.
- 9. SPICE simulation of Cascode Amplifier.
- 10. SPICE simulation of Differential Amplifier.
- 11. SPICE simulation of Differential Amplifier using Switched capacitor.
- 12. SPICE simulation of Two stage Operational Amplifier.
- 13. SPICE simulation of Two stage Comparator Circuit
- 14. SPICE simulation of Inverting Amplifier.

\*\*\*\*