

#### **Autonomous**

Bollikunta, Khila Warangal (Mandal), Warangal Urban-506 005 (T.S), www.vaagdevi.edu.in DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

## <u>Course Outcomes for M.Tech – VLSI SYSTEM DESIGN (R20)</u> for the academic year 2020-2021 onwards

Outcome         I Sem         Design (M20VL01)           After the completion of this course, the students should be able to           1         Define the basic of CMOS technology.           2         Relate, compare, interpret and make the use of the best C implementation, analysis & design of Combinational& Sequer           3         Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures.           4         Define, simplify & justify which dynamic logic circuit can circuits.           5         Recommend various CMOS techniques and also other device constraints requirement.           Course         Semester         CMOS Analog Integrated Circuit           Outcome         I Sem         Design (M20VL02)           After the completion of this course, the students should be able to         1           Define the parameters of MOS Devices & can predict the	formance evaluation of each to improve performance by to be used investigate CMOS		
1 Define the basic of CMOS technology. 2 Relate, compare, interpret and make the use of the best C implementation, analysis & design of Combinational& Sequer 3 Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures. 4 Define, simplify & justify which dynamic logic circuit can circuits. 5 Recommend various CMOS techniques and also other device constraints requirement. Course Semester CMOS Analog Integrated Circuit Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to	ntial MOS logic circuits.  formance evaluation of each to improve performance by the used investigate CMOS technologies based on circuit		
1 Define the basic of CMOS technology. 2 Relate, compare, interpret and make the use of the best C implementation, analysis & design of Combinational& Sequer 3 Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures. 4 Define, simplify & justify which dynamic logic circuit can circuits. 5 Recommend various CMOS techniques and also other device constraints requirement. Course Semester CMOS Analog Integrated Circuit Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to	ntial MOS logic circuits.  formance evaluation of each to improve performance by the used investigate CMOS technologies based on circuit		
2 Relate, compare, interpret and make the use of the best C implementation, analysis & design of Combinational& Sequer  3 Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures.  4 Define, simplify & justify which dynamic logic circuit can circuits.  5 Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to	ntial MOS logic circuits.  formance evaluation of each to improve performance by the used investigate CMOS technologies based on circuit		
implementation, analysis & design of Combinational& Sequer  Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures.  Define, simplify & justify which dynamic logic circuit can circuits.  Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to	ntial MOS logic circuits.  formance evaluation of each to improve performance by the used investigate CMOS technologies based on circuit		
3 Know & tell different types of memories and compare per memory modules so they can be able to think & justify how taking different structures.  4 Define, simplify & justify which dynamic logic circuit can circuits.  5 Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the	formance evaluation of each to improve performance by be used investigate CMOS technologies based on circuit		
memory modules so they can be able to think & justify how taking different structures.  4 Define, simplify & justify which dynamic logic circuit can circuits.  5 Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the	to improve performance by to be used investigate CMOS technologies based on circuit		
taking different structures.  4 Define, simplify & justify which dynamic logic circuit can circuits.  5 Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the	be used investigate CMOS technologies based on circuit		
circuits.  5 Recommend various CMOS techniques and also other device constraints requirement.  Course Semester CMOS Analog Integrated Circuit  Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the	technologies based on circuit		
Semester CMOS Analog Integrated Circuit Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  Define the parameters of MOS Devices & can predict the			
Course   Semester   CMOS Analog Integrated Circuit     Outcome   I Sem   Design (M20VL02)     After the completion of this course, the students should be able to     1   Define the parameters of MOS Devices & can predict the			
Course         Semester         CMOS Analog Integrated Circuit           Outcome         I Sem         Design (M20VL02)           After the completion of this course, the students should be able to         1           Define the parameters of MOS Devices & can predict the	L: 3 T: 0 P: 0 C: 3		
Outcome I Sem Design (M20VL02)  After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the	L: 3 T: 0 P: 0 C: 3		
After the completion of this course, the students should be able to  1 Define the parameters of MOS Devices & can predict the			
1 Define the parameters of MOS Devices & can predict the			
A 1 X/I CI - ' '4	performance or behavior of		
Analog VLSI circuit.			
2 Analyze & characterize analog devices and systems	s to achieve performance		
specifications.  3 Understand the different topologies involved in the CMOS ar	11:61 4		
<ul> <li>Understand the different topologies involved in the CMOS ar</li> <li>Understand design issues &amp; measurement techniques related</li> </ul>	<u> </u>		
amplifier design.	to CiviOs operational		
Design & analyze the comparator for different topologies to a Specifications.	nchieve performance		
Course Semester (Program Elective-I) Digital System	L: 3 T: 0 P: 0 C: 3		
Outcome I Sem Design using HDL (M20VL03)			
After the completion of this course, the students should be able to			
1 Understand the basic concepts of Verilog HDL, digital syst	tem design flow, timing, and		
synthesis and FPGA implementation issues.  Linderstand the basics of MOS transistors required for MOS I	based circuit & layout design		
	Understand the basics of MOS transistors required for MOS based circuit & layout design.  Know the different design technique for CMOS Combinational Circuit Design & able to		
select suitable design technique for given performance specif			
4 Get an idea of the different design technique for CMOS Sequ			
to select suitable design technique for given performance spe			
5 Understand the design flow from simulation to synthesizab			
VLSI based system design.			
Course Semester (Program Elective-I) VLSI Signal	L: 3 T: 0 P: 0 C: 3		
Outcome I Sem Processing (M20VL04)			



### **Autonomous**

Apply the concepts of iteration bound, pipelining& parallel processing for FIR filter design.			course, the students should be able to	
design.    Understand techniques of fast convolution & algorithmic strength reduction in the filte structures.   Perform pipelining & parallel processing on recursive filter structures to achieve high speed & low power.   Use of proper techniques for parallel processing design for scaling and round off noise.		Understand the overview of DSP concepts.		
structures.  4 Perform pipelining & parallel processing on recursive filter structures to achieve high speed & low power.  5 Use of proper techniques for parallel processing design for scaling and round off noise.  Course Semester (Program Elective-I) VLSI Technology L: 3 T: 0 P: 0 C: 3  Outcome I Sem (M20VL05)  After the completion of this course, the students should be able to  1 Understand the different MOS technologies. 2 Appreciate the various techniques involved in the VLSI fabrication process. 3 Analyze the concepts, transistor structures, interconnects & design rules related to layou design in VLSI. 4 Understand the different doping & diffusion mechanism. 5 Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices.  12 Semester (Program Elective-II) Algorithms For I L: 3 T: 0 P: 0 C: 3  After the completion of this course, the students should be able to  1 Understand the preliminaries required for VLSI system design. 2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded 1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system design & related mechanism. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typical embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3		design.		
speed & low power.  5	3	Understand techniques of fast convolution & algorithmic strength reduction in the filter structures.		
Course   Semester   (Program Elective-I) VLSI Technology   L: 3 T: 0 P: 0 C: 3    Outcome   I Sem   (M20VL05)    After the completion of this course, the students should be able to  1	4		• • •	uctures to achieve high
Course   Semester   (Program Elective-I) VLSI Technology   L: 3 T: 0 P: 0 C: 3    Outcome   I Sem   (M20VL05)    After the completion of this course, the students should be able to    1	5	Use of proper tech	iniques for parallel processing design for scaling	and round off noise.
After the completion of this course, the students should be able to  1	Course		<u> </u>	
1 Understand the different MOS technologies. 2 Appreciate the various techniques involved in the VLSI fabrication process. 3 Analyze the concepts, transistor structures, interconnects & design rules related to layou design in VLSI. 4 Understand the different doping & diffusion mechanism. 5 Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices. 12 Semester (Program Elective-II) Algorithms For I Sem (Program Elective-II) Election (Pr	Outcome	I Sem	(M20VL05)	
2 Appreciate the various techniques involved in the VLSI fabrication process. 3 Analyze the concepts, transistor structures, interconnects & design rules related to layou design in VLSI. 4 Understand the different doping & diffusion mechanism. 5 Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices. 12 Semester (Program Elective-II) Algorithms For I L: 3 T: 0 P: 0 C: 3  I Sem VLSI Design Automation (M20VL06)  After the completion of this course, the students should be able to 1 Understand the preliminaries required for VLSI system design. 2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to 1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded System. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	After the co	ompletion of this c	course, the students should be able to	L
Analyze the concepts, transistor structures, interconnects & design rules related to layou design in VLSI.  4 Understand the different doping & diffusion mechanism.  5 Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices.  12 Semester (Program Elective-II) Algorithms For I Sem (Program Elective-II) Embedded (Program Elective-II	1	Understand the dif	ferent MOS technologies.	
design in VLSI.  4 Understand the different doping & diffusion mechanism.  5 Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices.  12 Semester (Program Elective-II) Algorithms For I Sem VLSI Design Automation (M20VL06)  After the completion of this course, the students should be able to  1 Understand the preliminaries required for VLSI system design.  2 Apply the general purpose methods for combinational optimization.  3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design.  4 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it.  6 Explain the algorithms for partitioning, floor planning, placement and routing the MCM modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems.  2 Understand the core of typical embedded system.  3 Know the embedded firmware.  4 Get introduced to RTOS based Embedded system design & related mechanism.  5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3		Appreciate the var	ious techniques involved in the VLSI fabrication	n process.
Understand the nuances of design rules, scaling, transistors, resistors, capacitors & packaging of VLSI devices.  12 Semester (Program Elective-II) Algorithms For I Sem (VLSI Design Automation (M20VL06)  After the completion of this course, the students should be able to  1 Understand the preliminaries required for VLSI system design. 2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to 1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	3	•	epts, transistor structures, interconnects & desig	n rules related to layou
packaging of VLSI devices.  12 Semester (Program Elective-II) Algorithms For I Sem (VLSI Design Automation (M20VL06)  After the completion of this course, the students should be able to  1 Understand the preliminaries required for VLSI system design. 2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning, routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3		Understand the dif	ferent doping & diffusion mechanism.	
After the completion of this course, the students should be able to  1	5			resistors, capacitors &
After the completion of this course, the students should be able to  1	12	Semester	(Program Elective-II) Algorithms For	L: 3 T: 0 P: 0 C: 3
1 Understand the preliminaries required for VLSI system design. 2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCM modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3		I Sem	VLSI Design Automation (M20VL06)	
2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCM modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typical embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3				
2 Apply the general purpose methods for combinational optimization. 3 Understand the concept of Layout Compaction, Placement, Floor planning& Routing modeling & simulation involved in VLSI system design. 4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCM modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typical embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	After the co			
modeling & simulation involved in VLSI system design.  4 Analyze the concept related to synthesis & verification in VLSI system design.  5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it.  6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems.  2 Understand the core of typical embedded system.  3 Know the embedded firmware.  4 Get introduced to RTOS based Embedded system design & related mechanism.  5 Appreciate the methods for task communication for the development of a typical embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3		ompletion of this c	course, the students should be able to	
4 Analyze the concept related to synthesis & verification in VLSI system design. 5 Analyze the design cycle of for FPGA and partitioning-routing concepts related to it. 6 Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1	ompletion of this c Understand the pre	course, the students should be able to eliminaries required for VLSI system design.	n.
Analyze the design cycle of for FPGA and partitioning-routing concepts related to it.  Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  Know the Basic Concept of Embedded Systems.  Understand the core of typical embedded system.  Know the embedded firmware.  Get introduced to RTOS based Embedded system design & related mechanism.  Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2	Understand the pre Apply the general	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio	
Explain the algorithms for partitioning, floor planning, placement and routing the MCN modules.  Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2	Understand the pre Apply the general Understand the co	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Flo	
Course Semester (Program Elective-II) Embedded L: 3 T: 0 P: 0 C: 3  Outcome I Sem System Design (M20VL07)  After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3	Understand the pre Apply the general Understand the comodeling & simular	course, the students should be able to eliminaries required for VLSI system design.  purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design.	oor planning& Routing
Outcome I Sem  System Design (M20VL07)  After the completion of this course, the students should be able to    Know the Basic Concept of Embedded Systems.	1 2 3	Understand the pre Apply the general Understand the comodeling & simulary the conce	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Fla ation involved in VLSI system design. pt related to synthesis & verification in VLSI sy	oor planning& Routing stem design.
After the completion of this course, the students should be able to  1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5	Understand the pre Apply the general Understand the comodeling & simula Analyze the conce Analyze the design Explain the algori	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Fla ation involved in VLSI system design. opt related to synthesis & verification in VLSI synt	oor planning& Routing stem design. ncepts related to it.
1 Know the Basic Concept of Embedded Systems. 2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typical embedded. Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6	Understand the pre Apply the general Understand the co- modeling & simular Analyze the conce Analyze the design Explain the algori- modules.	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design. The related to synthesis & verification in VLSI synthesis & verification in VLSI synthesis for partitioning, floor planning, placement.	oor planning& Routing.  Stem design.  Incepts related to it.  It and routing the MCM.
2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6	Understand the pro- Apply the general Understand the co- modeling & simular Analyze the conce Analyze the design Explain the algori modules.  Semester	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design. The related to synthesis & verification in VLSI synthesis & verification in VLSI synthesis for partitioning, floor planning, placement (Program Elective-II) Embedded	oor planning& Routing stem design. Incepts related to it. It and routing the MCM
2 Understand the core of typical embedded system. 3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded. Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6 Course Outcome	Understand the pre Apply the general Understand the comodeling & simular Analyze the conce Analyze the design Explain the algorismodules.  Semester  I Sem	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Fla ation involved in VLSI system design. put related to synthesis & verification in VLSI syn cycle of for FPGA and partitioning-routing conthms for partitioning, floor planning, placement  (Program Elective-II) Embedded  System Design (M20VL07)	oor planning& Routing stem design. ncepts related to it. nt and routing the MCM
3 Know the embedded firmware. 4 Get introduced to RTOS based Embedded system design & related mechanism. 5 Appreciate the methods for task communication for the development of a typica embedded. Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6 Course Outcome	Understand the pro- Apply the general Understand the co- modeling & simular Analyze the conce Analyze the design Explain the algori- modules.  Semester I Sem  Ompletion of this co-	eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Fla ation involved in VLSI system design. put related to synthesis & verification in VLSI syn cycle of for FPGA and partitioning-routing conthms for partitioning, floor planning, placement  (Program Elective-II) Embedded System Design (M20VL07) course, the students should be able to	oor planning& Routing stem design. Incepts related to it. It and routing the MCM
5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6 Course Outcome After the co	Understand the pro- Apply the general Understand the co- modeling & simular Analyze the concer Analyze the design Explain the algorimodules. Semester I Sem  Know the Basic C	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Flo ation involved in VLSI system design. pt related to synthesis & verification in VLSI sy n cycle of for FPGA and partitioning-routing co- thms for partitioning, floor planning, placemen  (Program Elective-II) Embedded System Design (M20VL07) course, the students should be able to oncept of Embedded Systems.	oor planning& Routing stem design. Incepts related to it. It and routing the MCM
5 Appreciate the methods for task communication for the development of a typica embedded.  Course Semester (Program Elective-II) Device Modeling L: 3 T: 0 P: 0 C: 3	1 2 3 4 5 6 Course Outcome After the co	Understand the pre Apply the general Understand the comodeling & simular Analyze the conce Analyze the design Explain the algorimodules. Semester I Sem  Know the Basic C Understand the composition of this composition of the composition of th	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design. put related to synthesis & verification in VLSI synthesis of cycle of for FPGA and partitioning-routing contents for partitioning, floor planning, placement  (Program Elective-II) Embedded System Design (M20VL07)  course, the students should be able to oncept of Embedded Systems. re of typical embedded system.	oor planning& Routing stem design. Incepts related to it. It and routing the MCM
	1 2 3 3 4 5 6 Course Outcome After the co	Understand the pro- Apply the general Understand the comodeling & simular Analyze the conce Analyze the design Explain the algorimodules. Semester I Sem Know the Basic Completion of this completion of the compl	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design. put related to synthesis & verification in VLSI syncycle of for FPGA and partitioning-routing conthms for partitioning, floor planning, placement  (Program Elective-II) Embedded System Design (M20VL07) course, the students should be able to oncept of Embedded Systems. re of typical embedded system. ed firmware.	or planning& Routing stem design. Incepts related to it. It and routing the MCM  L: 3 T: 0 P: 0 C: 3
Outcome I Sem (M20VL08)	1 2 3 4 5 6 Course Outcome After the co	Understand the pre Apply the general Understand the comodeling & simular Analyze the conce Analyze the design Explain the algorimodules.  Semester I Sem Ompletion of this completion of this completed to the concern of the complete of the concern of the complete of the c	eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Flo ation involved in VLSI system design. put related to synthesis & verification in VLSI synthesis of cycle of for FPGA and partitioning-routing conthms for partitioning, floor planning, placement  (Program Elective-II) Embedded System Design (M20VL07)  course, the students should be able to oncept of Embedded Systems. The of typical embedded system. The of typical embedded system design & related	estem design. Incepts related to it. It and routing the MCM  L: 3 T: 0 P: 0 C: 3
	1 2 3 4 5 6 Course Outcome 1 2 3 4 5 5	Understand the pre Apply the general Understand the comodeling & simular Analyze the conce Analyze the design Explain the algorismodules.  Semester I Sem  Know the Basic Completion of this completion of this completion of the co	course, the students should be able to eliminaries required for VLSI system design. purpose methods for combinational optimizatio oncept of Layout Compaction, Placement, Floation involved in VLSI system design. put related to synthesis & verification in VLSI syncycle of for FPGA and partitioning-routing conthms for partitioning, floor planning, placement  (Program Elective-II) Embedded System Design (M20VL07)  course, the students should be able to oncept of Embedded Systems. re of typical embedded system. ed firmware. RTOS based Embedded system design & related methods for task communication for the development.	stem design. Incepts related to it. Int and routing the MCM.  L: 3 T: 0 P: 0 C: 3  I mechanism. I mechanism. I mechanism. I mechanism.



### **Autonomous**

1	Understand the ph	ysics of and design elements of silicon MOSFE	Ts	
2	Understand & study the physics behind the operation of integrated diodes & integrated			
_	bipolar transistor.	ay the physics beaming the operation of integre	ated diodes & integrated	
3	Analyze& study the physics behind the operation of integrated diodes & integrated bipolar			
	transistor.			
4		SI fabrication techniques.		
5		using Hetero Junction Devices with physical ins	sight of their functional.	
Course	Semester	English For Research Paper Writing	L: 2 T: 0 P: 0 C: 0	
Outcome	I Sem	(M20AC01)		
After the co	mpletion of this c	ourse, the students should be able to		
1	Develop the conte	ent, structure and format of writing a research	paper.	
2		search methodology in research paper writing		
3		tice writing a Research Paper.	,	
4		where to get published the research work.		
Course	Semester Semester	Research Methodology (M20MC01)	L: 2 T: 0 P: 0 C: 2	
		Research Methodology (M20MC01)	1.21.01.00.2	
Outcome	I Sem			
After the co	mpletion of this c	ourse, the students should be able to		
1	Appreciate the flo	w of research methodologies in the research wor	rk.	
2	Design Important	Concepts Related to Research Design.		
3	Learn better report	t writing skills and Patenting.		
4	To write a Research	ch Proposal and Research Report & Research Gr	rant Proposal.	
5	Understand the im	portance of Intellectual Property.		
Course	Semester	HDL Programming Laboratory	L: 0 T: 0 P: 4 C: 2	
Outcome	I Sem	(M20VL09)		
1	Apply the knowled	lge in Simulation and Synthesis of Digital Circu	iits.	
2		nbinationalandSequentialcircuitsusingVerilogH		
3		n Modeling with Tasks and Functions.		
4		ircuits using FPGA/CPLD boards.		
Course		Digital IC Design Laboratory	L: 0 T: 0 P: 4 C: 2	
Outcome	I Sem	(M20VL10)		
After the co	mpletion of this c	ourse, the students should be able to		
1	Design CMOS inv	erters, logic circuits and transmission gates to s	pecifications.	
2	Design latches and flip-flops as the basic circuit for Random-Access- Memory (RAM) and Read-Only-Memory (ROM) cells.			
3	Understand the Design of Bi-CMOS Inverter, logic circuits.			
	Design post Layout of Different logic circuits.			
4		it of Different logic circuits.		
			L: 3 T: 0 P: 0 C: 3	
4 Course Outcome	Design post Layou	CMOS Mixed Signal Circuit Design (M20VL11)	L: 3 T: 0 P: 0 C: 3	
Course Outcome	Design post Layou Semester II Sem	CMOS Mixed Signal Circuit Design	L: 3 T: 0 P: 0 C: 3	
Course Outcome	Design post Layou Semester II Sem mpletion of this c Build mixed signa	CMOS Mixed Signal Circuit Design (M20VL11)	vledge on filter design in	



### **Autonomous**

1	-111-				
	signal mode.	. 11'	1 111 / 11 /1		
2	•	st and linear test engineers to the mixed signa	•		
		and mixed signal test methods. Sampling The	ory, Frequency Domain		
2		al Signal Processing.	l. ( 1; 4 . ( ;		
3	11	mental concepts to different test methods and d			
		together with debugging, noise reduction	and device interface		
4	techniques.	ory and design skills of CMOS op-amps, vo	Itaaa mafamamaa aimavita		
4		circuits, sample-and-hold circuits, and A/D &			
		eation systems and consumer electronic products			
5		xed-signal IC blocks: comparators and data co			
3	0	own and bottom-up design methodologies.	inverters & System lever		
Course	Semester	VLSI Design Verification and Testing	L: 3 T: 0 P: 0 C: 3		
Course	Schiester		L. 3 1. 01. 0 C. 3		
Outcome	II Sem	(M20VL12)			
After the co	mpletion of this c	ourse, the students should be able to			
1		eed for testing in VLSI & different testing issu	IAC		
2		edge of testing and verification in VLSI of			
2			lesigii process, ATPG		
2	-	pinational and sequential circuits.			
3	11 0	of testability measures for testing of digital s			
4	11.	e of test-pattern generation & Design for te	stability techniques for		
	testing of digital s		C) to a tal		
5		undary scan standards & testing techniques for			
Course	Semester	(Program Elective-III) Low Power	L: 3 T: 0 P: 0 C: 3		
Outcome	II Sem	VLSI Design (M20VL13)			
After the co	mpletion of this c	ourse, the students should be able to			
1	Understand the n	eed for low power circuit design & sources	of power dissipation in		
	VLSI system.		1 1		
2	•				
	•	ncent of Low-Power Design Approaches in V	Appreciate the concept of Low-Power Design Approaches in VLSI system design.		
3	Appreciate the co				
3	Appreciate the co	ge low power adders for given performance sp	ecification.		
3 4	Appreciate the co Design low voltage Optimize the po		ecification.		
4	Appreciate the co Design low voltage Optimize the podesign.	ge low power adders for given performance sp wer of multiplier using different strategies	ecification. at different levels of		
5	Appreciate the co Design low voltage Optimize the podesign. Design low-power	ge low power adders for given performance sp wer of multiplier using different strategies r CMOS memories using various strategies at	at different levels of different design level.		
4	Appreciate the co Design low voltage Optimize the podesign.	ge low power adders for given performance specific wer of multiplier using different strategies or CMOS memories using various strategies at (Program Elective-III) Optimization	ecification. at different levels of		
5	Appreciate the co Design low voltage Optimize the podesign. Design low-power	ge low power adders for given performance specified by the series of multiplier using different strategies of CMOS memories using various strategies at (Program Elective-III) Optimization Technique In VLSI Design	at different levels of different design level.		
5 Course	Appreciate the co Design low voltage Optimize the podesign. Design low-powe Semester	ge low power adders for given performance specific wer of multiplier using different strategies or CMOS memories using various strategies at (Program Elective-III) Optimization	at different levels of different design level.		
5 Course Outcome	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem	ge low power adders for given performance specified by the series of multiplier using different strategies of CMOS memories using various strategies at (Program Elective-III) Optimization Technique In VLSI Design	at different levels of different design level.		
5 Course Outcome	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this comparison.	ge low power adders for given performance specified wer of multiplier using different strategies or CMOS memories using various strategies at (Program Elective-III) Optimization Technique In VLSI Design (M20VL14)	different design level.  L: 3 T: 0 P: 0 C: 3		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem mpletion of this co Gain knowledge	ge low power adders for given performance specified wer of multiplier using different strategies or CMOS memories using various strategies at (Program Elective-III) Optimization Technique In VLSI Design (M20VL14)  ourse, the students should be able to on Optimization techniques involved in VL	at different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits.		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method	ge low power adders for given performance specified by the strategies of multiplier using different strategies at the company of the company	different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method programming, no	ge low power adders for given performance specific to multiplier using different strategies of CMOS memories using various strategies at (Program Elective-III) Optimization Technique In VLSI Design (M20VL14)  ourse, the students should be able to on Optimization techniques involved in VL dis of optimization to engineering stude onlinear programming, and heuristic method	different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear s.		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method programming, no Understand bala	ge low power adders for given performance specified by the strategies of multiplier using different strategies at the control of the control of the strategies at the strategies	ecification. at different levels of different design level. L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear s. on, problem setup for		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method programming, no Understand bala solution by optim	ge low power adders for given performance specified by the statement of multiplier using different strategies at (Program Elective-III) Optimization  Technique In VLSI Design (M20VL14)  ourse, the students should be able to on Optimization techniques involved in VL dis of optimization to engineering stude onlinear programming, and heuristic method ince between theory, numerical computation inzation software, and applications to engineering	different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear s. on, problem setup for pering systems.		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method programming, no  Understand bala solution by optime Studies General	ge low power adders for given performance specified by the strategies of multiplier using different strategies at the control of the control of the strategies at the strategies	different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear s. on, problem setup for pering systems.		
5 Course Outcome After the co	Appreciate the co Design low voltage Optimize the pordesign. Design low-power Semester II Sem  mpletion of this co Gain knowledge Analyze method programming, no  Understand bala solution by optim Studies General optimality.	ge low power adders for given performance specified by the statement of multiplier using different strategies at (Program Elective-III) Optimization  Technique In VLSI Design (M20VL14)  ourse, the students should be able to on Optimization techniques involved in VL dis of optimization to engineering stude onlinear programming, and heuristic method ince between theory, numerical computation inzation software, and applications to engineering	at different levels of different design level.  L: 3 T: 0 P: 0 C: 3  SI circuits. ents, including linear s. on, problem setup for pering systems.  Efficient conditions for		



### **Autonomous**

Course	Semester	(Program Elective-III) High Speed	L: 3 T: 0 P: 0 C: 3	
Outcome	II Sem	VLSI Design (M20VL15)		
After the co	mpletion of this	course, the students should be able to		
1	Appreciate the different clocking logic styles in VLSI system design as per specification.			
2		it design margining & design variability for V	LSI circuit.	
3	Appreciate the co	oncept of latching strategies to optimize the sp	eed of the system.	
4	Gainknowledged	ninterfacetechniquesinvolvedinhighspeedVLS	Icircuits.	
5	Analyze the close speed processing	cking styles in design to optimize the timing	11 0	
Course	Semester	(Program Elective-IV) ASIC Design	L: 3 T: 0 P: 0 C: 3	
Outcome	II Sem	(M20VL16)		
After the co	mpletion of this	course, the students should be able to		
1	To learn the fund	amentals of ASIC and its design methods.		
2	To gain knowledg	ge on programmable architectures for ASICs & p	physical design of ASIC.	
3	Understand the profession for design.	rogrammable ASIC Logic Cells & selection of s	uitable ASIC Logic cells	
4	Analyze ASIC flo	oor planning, placement and routing in VLSI Des	sign.	
5	Appreciate conce	pt of optimization algorithms in the design of an	·	
Course	Semester	(Program Elective-IV) System On	L: 3 T: 0 P: 0 C: 3	
Outcome	II Sem	Chip Architecture (M20VL17)		
After the co	mpletion of this	course, the students should be able to		
1	Apply the knowle	edge of SoC architecture & organization.		
2	Analyze various p	processor microarchitecture & design trade-off for	or SoC.	
3		emory design for SoC.		
4		nect structure for different topologies.		
5		Embedded system on FPGA.	<b>.</b>	
Course	Semester	(Program Elective-IV) Semiconductor	L: 3 T: 0 P: 0 C: 3	
Outcome	II Sem	Memory Design & Testing (M20VL18)		
After the co	mpletion of this	course, the students should be able to		
1	Know the design their design.	of MOS memories and the various precautional	ry methods to be used in	
2	Learn overview of memory chip design, DRAM circuits, voltage generators, performance analysis and design issues of ultra-low voltage memory circuits.			
3	Acquire knowledge about High-Performance Subsystem Memories & Analyze RAM and DRAM Design.			
4	Demonstrate Advanced Memory Technologies and High-density Memory Packing Technologies & Gains knowledge on various testing methods of semiconductor memories.			
5	Get an overview on reliability of semiconductors and their testing.			
Course	Semester	Stress Management (M20AC02)	L: 2 T: 0 P: 0 C: 0	
Outcome	II Sem			



### **Autonomous**

After the co	mpletion of this c	ourse, the students should be able to		
1	Enhance of Physical strength and flexibility.			
2	Learn to relax and focus.			
3	Relieve physical a			
4		formance/ efficiency.		
Course	Semester	Analog IC Design Laboratory	L: 0 T: 0 P: 4 C: 2	
Outcome	II Sem	(M20VL19)		
After the co	mpletion of this c	ourse, the students should be able to	l	
1	Design Various Cl	naracteristics of MOS Logic.		
2	Design Various A	mplifier circuits using CMOS Logic.		
3	Design Various cir	cuits using Different Logic Styles.		
4	Design Layout of	Different logic circuits.		
Course	Semester	Mixed Signal VLSI Laboratory	L: 0 T: 0 P: 4 C: 2	
Outcome	II Sem	(M20VL20)		
After the co	mpletion of this c	ourse, the students should be able to		
1	Design Various A	mplifier circuits using CMOS Logic.		
2	Design Various Co	omplex circuits using Different Logic Styles.		
3	Design Layout of	Different logic circuits.		
4	Digital/analog circ	ruits are to be designed and implemented using	CAD tools.	
Course	Semester	Mini Project (M20VL21)	L: 0 T: 0 P: 4 C: 2	
Outcome	II Sem			
After the con	mpletion of this co	urse, the students should be able to		
1	Use fundamental project.	knowledge and skills in engineering and ap	oply it effectively on a	
2		ductDevelopmentProcessincludingbudgetingthro	oughMiniProject	
3		etivities of the Miniproject.	oughivinii roject.	
4		c hardware and software implementation skills.		
5	1	tes and conflicts within and outside individually	,	
6		I report based on the Miniproject.	•	
7	•	eminar based on the Mini Project work carried	Out	
Course	Semester	ommar oused on the mini i roject work curred	L: 3 T: 0 P: 0 C: 3	
Outcome	III Sem	(Program Elective-V)	2.0 1.01.0 0.0	
		High Speed VLSI Architectures for		
		High Speed VLSI Architectures for DSP Applications (M20VL22)		
After the con	npletion of this co	•		
After the con	1	DSP Applications (M20VL22)	ths in the VLSI system	
	Apply the concept design.	DSP Applications (M20VL22) urse, the students should be able to		
1	Apply the concept design.  Design Multiplier Apply the redund	DSP Applications (M20VL22)  urse, the students should be able to  t of unfolding for optimization of critical parametric architectures in optimized way for given specificant arithmetic for optimization of adder & m	cation in VLSI Design.	
1 2	Apply the concept design.  Design Multiplier Apply the redund used in digital sign	DSP Applications (M20VL22)  urse, the students should be able to  t of unfolding for optimization of critical pa  architectures in optimized way for given specifi	cation in VLSI Design. ultiplier block generally	



### **Autonomous**

	performance of High Speed VLSI Design.			
5	Understand the low power VLSI DSP system.			
Course	Semester	(Program Elective-V) L: 3 T: 0 P: 0		
Outcome	III Sem Nano materials & Nano Technology			
Outcome	III Selli			
		(M20VL23)		
After the cor	npletion of this of	course, the students should be able to		
1		imitations of the MOSFETs & potential of nanoe		
2		understanding of the relation between novel be		
		ntum behavior of the matter at the nano scale as	well as the breakdown of	
	received scaling			
3		ctures of carbon nanotubes & its applications.		
4		oncept of molecular electronics in nanoscale fabr	rication technologies	
Course	1	rinciple of spintronic.  (Program Elective-V)	L: 3 T: 0 P: 0 C: 3	
Course			L. 3 1. 01. 0 C. 3	
Outcome	III Sem	RF Circuit Design (M20VL24)		
After the cor	npletion of this o	course, the students should be able to		
1	Understand the j	performance parameters / specifications of the RI	F Circuits.	
2	Design & analyz	ze the filter design.		
3		evaluate the performance of various specifica	tions of high frequency	
		, Mixer, Oscillators & Power Amplifiers.		
4		source of nonlinearity, noise, process technological		
-	•	dividual blocks of receiver & on receiver perform		
5	building blocks.	e tools & techniques to evaluate the performance	e specifications of the RF	
Course	Semester	(Open Elective) Soft Computing	L: 3 T: 0 P: 0 C: 3	
Outcome	III Sem	Techniques (M20CS12)		
After the cor	npletion of this of	course, the students should be able to		
1	Understand the l	Fundamentals of Neural Networks & Feed Forwa	ard Networks.	
2		Design & analyze the Associative Memories & ART Neural Networks.		
3		valuate the performance of Fuzzy Logic & System	ns.	
4		Genetic Algorithms.		
5	Design & analyze Hybrid Systems.			
6		Computing concepts, technologies, and application		
7	Understand the underlying principle of soft computing with its usage in various application.			
Course	Semester	(Open Elective) Graph Theory &	L: 3 T: 0 P: 0 C: 3	
Outcome	III Sem	<b>Optimization Techniques (M20MA02)</b>		
1	Understand the	various types of graph Algorithms and graph the	ory properties.	
2	Analyze the NP – complete problems.			
3		features of the various tree and matching algorith	ms.	
4		pplications of digraphs and graph flow.		
5		inear programming principles and its conversion		
6	Design and employ appropriate method for solving computing problems.			



### **Autonomous**

Course	Semester	(Open Elective) Waste Management	L: 3 T: 0 P: 0 C: 3
Outcome	III Sem	(M20SE27)	
1	Understand how w	vaste management practices protect environment	ntal health and safety.
2	Apply physical an	d chemical analysis on municipal solid wastes.	
3	Enhance the route	for solid waste collection and transport system	
4	Develop a method	to use energy from solid wastes.	
5		nethods of disposal of hazardous solid waste.	
Course	Semester	Dissertation Phase-I (M20VL25)	L: 0 T: 0 P: 20 C:10
Outcome	III Sem		
After the cor	<u> </u>	urse, the students should be able to	
1	International Jour	ct Phase-I, the students should select a reconal, preferably IEEE, ACM, Springer in the the area of specialization.	
2	work done and rev	a detailed literature survey, they should comprise recent developments in the area and preparate as Master's Project.	
3		nat the students should refer National and Indians while selecting a topic for their Project.	nternational Journals and
4	Emphasis should l	be given for introduction to the topic, literature ong with some preliminary work carried out on	•
5	Students should s	ubmit a copy of Phase-I Project report cover nting the features of work to be carried out in P	ing the content discussed
Course	Semester	Dissertation Phase-II (M20VL26)	L: 0 T: 0 P: 32 C:16
Outcome	IV Sem		
After the cor	npletion of this co	urse, the students should be able to	
1	Use specialized knowledge and skills in engineering and apply it effectively on a project.		
2	Apply knowledge of the 'real world' situations that a professional engineer can encounter.		
3	Apply critical and creative thinking in the design of VLSI System Design projects.		
4	Demonstrate a sound technical knowledge of selected project topic.		
5	Demonstrate the sl	kills and attitude of a professional engineer.	
6	Summarize an appropriate list of literature review, analyze previous work and relate them to current project.		
7	1 3	seminar based on the Project work carried out.	
8	Publish the conducted research work in a National / International Conference or Journal preferably IEEE, ACM, Springer and Scopus indexed/SCI indexed/ESCI.		